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As complementary metal-oxide semiconductor (CMOS) technology advances, 
the dimensions of its various key device components are scaled downward, from its 
present day micrometer range and eventually, to its ultimate limit - the nanometer 
regime. In this aspect, silicon dioxide (SiO2), which forms the gate insulator for the 
transistor, is progressively reduced from thick to thin oxide (< 20 Å), ultra-thin (<15 
Å) and eventually to high-K dielectrics. For high performance logic applications, gate 
oxide thickness scaling is driven by the need for higher switching speed, transistor 
drive current and minimization of short channel effects. However, as gate oxide scales 
to sub-5 nm regime, various reliability phenomena have become increasing prevalent 
and critical. Quasi-breakdown (QB), which is prevalent in sub-5 nm gate oxides, has 
become an increasing concern due to its significant impact at low gate voltage and 
signal noise increases. In the ultra-thin (< 15 Å) regime, gate oxide does not exhibit 
discrete occurrences of gate leakage current but shows progressive breakdown 
instead. Moreover, as gate oxide scales even further till sub-nanometer regime, there 
are increasing evidences that this scaling will be limited by gate dielectric leakage and 
reliability. At one nanometer, conventional silicon dioxide leakage current at 
operating voltage, is in the regime of 10 ~ 100 A/cm2 which may be too high for low 
power application. As a result, high-K dielectrics will be needed by the year 2007 for 
65 nm technology node. The breakdown mechanisms, pertaining to different 
thicknesses of gate dielectrics, have to be well characterized and understood. In the 
long term, reliability studies for high-K will be even more challenging due to its 
differences in material and electrical properties compared to conventional SiO2.  
 For thin gate oxide, in the 30 ~ 45 Å thickness regime, the formation, 
conduction, and evolution of quasi-breakdown are investigated. Using carrier 
separation measurements, the electron and hole components of the gate leakage 
current at onset of QB, are measured and analyzed.  Subsequently, bias and thermal 
annealing are performed on post-QB oxides and disparate responses are observed. By 
carefully analyzing all the experimental evidences, a unifying defect-induced 
Summary iii
breakdown model is presented and verified.  As gate oxide scales into ultra-thin 
regime (< 15 Å), QB becomes masked by the high gate leakage current and 
subsequent multiple QB spots can be observed and tolerated. A statistical study is 
conducted on ultra-thin silicon dioxides and a physical model based on multiple 
quasi-breakdowns is proposed and experimentally verified. 
Eventually, high-K dielectrics are required for continual gate dielectric 
scaling. The reliability for high-K stacks is examined and a novel technique for stack 
reliability is presented. Polarity dependent charge trapping in HfAlxOy (Hafnium- 
Aluminum-Oxide) stack is observed and this is correlated to preferential breakdown 
in the high-K and interfacial layer (IL) stack. Using carrier separation measurements, 
breakdowns in high-K stack are attributed to an interface-initiated or bulk layer 
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1.1 Dimension Scaling and Future Trends of 
Microelectronics 
Microelectronics is becoming an important and integral part of modern living. 
It is interesting to note that in almost every part of our lives, including medical, 
transport, entertainment, communication and military defense, electronics is 
invariably present. The increasing miniaturization of electronics to even smaller sizes, 
through device scaling, novel process fabrication and device structures to its ultimate 
limit - nano dimensions, introduces changes, which were previously unimaginable. 
Nanoscience engineering provides new knowledge and capability to design and build 
materials at atomic scale. Yet these changes require tremendous engineering 
ingenuity, and researches into such new materials and its underlying science, are 
imperative.  
Integral to the entire electronics chip is the transistor. The first oxidized silicon 
metal-oxide-semiconductor field effect transistor (MOSFET) was first proposed and 
fabricated by Kahng and Attalla in 1960. Since then, the inherent structure of the 
transistor has remained almost unchanged till today. In addition, due to the various 
benefits of silicon dioxide as the gate insulator, there has been little or virtually no 
change in the gate dielectric material. Ever since then, the technological advancement 
in electronic circuitry is achieved merely by reducing device dimensions to achieve 
higher speed and higher packing density. Decades of continuous technological 
improvements in CMOS technology have made it the present dominant Very Large 
Scale Integration (VLSI) technology. Beneficial results from such intense scaling can 
be observed in bit-density increase, speed/performance as well as reliability 
improvement and defect reduction resulting in significant yield improvement. While 
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Moore’s law1 has been able to predict the dimension scaling in the microchip very 
well over the past decades, there are increasing evidences that certain fundamental 
barriers will be approached, which may limit the continuous phenomenal growth in 
transistors’ density [1.1].  
Figure 1.1 shows the device scaling for the last thirty years. It can be seen that 
as device channel length is aggressively scaled downward, gate oxide thickness is also 
scaled to avoid short channel effect and to maintain drive current capability. There 
are, however, increasing evidences that oxide scaling may be reaching a limit due to 
the tradeoff in gate leakage and oxide reliability for ultra-thin oxides.  





















Fig. 1.1 Geometry scaling for MOSFET device channel length and equivalent oxide 
thickness for low power application MOSFETs. Equivalent oxide thickness (EOT) is used 
instead of physical oxide thickness due to the potential change in dielectrics to high-K 
material for 65 nm technology node.  
Table 1.1 in the next page, shows the technological roadmap for the 
semiconductor industry in the coming 10 years [1.2]. It can be observed that there are 
a few significant issues that do not have any solutions presently. For accelerated 
                                                 
1 The observation was made in 1965 by Gordon Moore, who found that the number of transistors in integrated circuits expressed 
in per square inch, has doubled every year since the integrated circuit was invented. Recently, the pace has slowed down a bit, 
with data density doubling approximately every 18 months instead of 12 months. 
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MOSFET gate length scaling to continue, the following key issues shown below have 
to be addressed. 
• Accelerated need for high-K gate dielectric solution for dealing with 
increased MOSFET gate leakage 
• Accelerated need for dual metal gate electrodes and next generation 
contact solutions due to incompatibility of polysilicon with high-K 
dielectrics and poly depletion effect 
• Accelerated need for ultra-shallow highly activated extensions 
In particular, gate dielectric using gate oxides will face significant challenges 
as gate oxide thickness approaches the direct tunneling regime of below 30 Å, 
requiring rapid supply voltage derating as shown in Table 1.1. Enhanced direct 
 
Table 1.1 Selected data from latest ITRS 2003 update (After  [1.2])  




2007     
65nm 2009
2010     
45nm
2013       
32nm
Physical gate Length (nm) for 
low operating power 65 53 45 37 32 25 22 16
Minimum Supply Voltage 
(volts) 1 0.9 0.9 9 0.8 0.8 0.7 0.5 - 0.6
Equivalent Physical Oxide 
Thickness (nm) 1.6 1.5 1.4 1.3 1.2 1 0.9 0.8
Gate Dielectric Leakage @ 25 
deg C (A/cm2)
0.51 1.89 2.22 2.7 5.21 6.67 11 21
Contact maximium resistivity 
(x 10-7 ohms-cm2)
1.93 1.62 1.44 1.2 1.05 0.72 0.61 0.171
Drain Extension Xj (nm) 24.8 20.4 17.6 13.8 8 7.2 10.4
Solution Exist Solution being pursued No known solution  
tunneling leakage current due to quantum-mechanical (QM) tunneling probabilities of 
electrons results in higher standby leakage current Ioff and anomalous capacitance-
voltage behavior that progressively destroys transistor operation characteristics. This 
places a theoretical limit on the usage of SiO2, which has leakage current in the excess 
of 5 A/cm2 for the 13Å thickness regime [1.2]. Using electron energy loss 
spectroscopy (EELS), it is observed that the two interfacial layers overlap when SiO2 
layer thinner than 13 Å is used [1.3]. At this thickness regime, gate leakage current 
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becomes very large ~ 102 A/cm2 and the insulating nature of SiO2 is almost 
completely lost. As a result, it is obvious that for gate dielectrics with equivalent 
oxide thickness of 13Å and below, other materials such as high-K gate dielectrics will 
be required [1.3],[1.4].  
Besides the excessive gate leakage observed in ultra-thin gate dioxides, other 
hosts of problems also arise from this frantic device scaling. In particular, reliability 
has currently become an important issue due to several factors. Firstly, although 
device dimensions are scaled downward, the applied voltage cannot be scaled 
proportionately, due to the presence of a large mixture of logic/digital and 
input/output devices in a single chip which have different power requirement. This 
non-proportional voltage scaling has resulted in increasing electrical field which is 
very detrimental to device lifetime. Higher field has led to increased leakage current, 
power dissipation and enhanced device temperature, both of which have very adverse 
effects on device operation. Fig. 1.2 shows the long term reliability requirement for 
the MOSFET device. By the year 2010, long term reliability requirement of a 
transistor may need to be lower than 1 Failure-in-Time (FIT). This requirement is  
 



















Fig. 1.2 Trend in long term reliability requirement for MOSFETs. 1 FITs = 1 failure per 
109 device hours.  
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even more difficult to achieve, considering that new high-K dielectrics will be needed 
by this time. While many materials including metal oxides such as Ta2O5 and TiO2, 
Y2O3, HfO2 and silicates such as Zr silicate have been proposed, they are generally 
not thermally stable on silicon and the formation of SiO2 and metal silicides often 
occurs at the interface [1.5] This decreases the effective dielectric constant and hence 
its capacitive effect. Other issues concerning high-K dielectrics include mobility 
degradation, boron penetration, thermal stability, high fixed charge density Qf and 
high gate leakage current [1.5].  
The introduction of new materials such as high-K gate dielectrics and metal 
gate electrodes also introduces other problems in terms of device reliability, process 
integration and new types of defect generation and detection. The degradation and 
breakdown mechanism for future high-K dielectrics is presently unclear and may 
become a potential barrier to successful implementation of high-K dielectrics. These 
issues will become even more critical considering the rapid changes in materials 
needed to keep pace with dimension scaling requirements. In view of the numerous 
challenges facing high-K dielectrics, researchers have tried to prolong the usability of 
SiO2 by incorporating nitrogen to enhance its K value. In this respect, ultra-thin 
oxynitride dielectrics (Tox ~ 14 Å), has been fabricated with very good device 
characteristics [1.6]. Beyond this thickness, however, the fundamental limit of SiO2 
will still be reached and implementation of high-K dielectrics becomes unavoidable.  
1.2 Summary and Motivation of Thesis 
As gate dielectrics scales downwards, various reliability issues have surfaced. 
For gate oxides thinner than 50Å, a phenomenon known as quasi-breakdown (QB) 
[1.7], was observed prior to complete breakdown. While extensive studies have been 
conducted, the conduction mechanism of quasi-breakdown remains controversial. 
Two main models that are widely cited are the direct tunneling [1.7] and percolation 
path [1.8] models. The full understanding of quasi-breakdown mechanism and its 
conduction kinetics will be one of the main focuses and objectives in this thesis. 
As ultra-thin oxides below 20 Å are used for the 130 nm technology node and 
beyond, various other degradation mechanisms are also observed in such ultra-thin 
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oxides. Progressive breakdown leading to a progressive increase in gate leakage 
current is observed in these ultra-thin oxides [1.9]. The degradation mechanism, 
modeling and reliability extrapolation in such thickness regime are necessary for 
commercial implementation of such ultra-thin oxides and will be studied in chapter 
five of this thesis.  
Beyond the 65 nm technology node, the International Technology Roadmap 
for Semiconductors (ITRS) 2003 shows that high-K dielectrics will be required if the 
current planar single-gated transistor structure is to be continued. Double or even 
triple-gated structure including FINFETs [1.10] and vertical transistor may mitigate 
this requirement but the process complexity of such structures may be too 
intimidating for the near-term implementation. As such, the intrinsic reliability of 
high-K dielectrics is important for successful implementation and integration with 
future CMOS processes. In addition, while there have been a substantial study in the 
reliability of high-K dielectrics stack, the current methodologies available are tedious 
and involves large amounts of devices testing and sampling. This is due to the 
inherently low Weibull slope [1.11] observed in high-K dielectrics, which results in 
significant scattering in the breakdown distribution statistics. Hence one of the 
objectives in this thesis is to provide a simple and direct methodology of studying and 
characterizing the reliability of high-K dielectrics stacks. A novel carrier separation 
technique is proposed which can effectively distinguish the bulk layer or interfacial 
layer initiated breakdown.  
1.3 Thesis Outline and Original Contributions 
  This thesis consists of eight chapters and is arranged as follows. Chapter one 
describes the CMOS scaling and the accompanying issues. Chapter two describes the 
various oxide degradation mechanisms observed for various thickness regimes. 
Various reliability issues regarding oxide degradations [1.12] are raised and these will 
be addressed in the following chapters. Chapter two describes the two experimental 
measurement techniques: direct current current-voltage (DCIV) method and carrier 
separation, which will be used throughout the thesis. The underlying principles and a 
comparative study with other commonly used techniques is presented. Chapter four 
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analyzes the effect of bipolar current stressing on 45 Å thick SiO2. It is observed that 
charge-to-quasi-breakdown QQB is not the same for bipolar and unipolar current 
stressing. In particular, it is observed that on small sample areas (< 3 µm2), bipolar 
current stressing results in a lower QQB than both positive and negative unipolar 
current stressing. In larger sample areas (≥ 100 µm2), however, QQB for bipolar 
current stressing is similar to negative unipolar current stressing (gate electron 
injection). The result suggests that trap generation is not uniformly distributed and 
bipolar QQB is strongly dependent on sample channel area. Using bipolar current 
stressing, it is also observed for the first time, that QB can be separated into two 
stages – recoverable and unrecoverable QB, which are characterized by its electrical 
recoverability. By the applying carrier separation technique to the two stages within 
QB, it is observed that within recoverable QB, there exist the possibilities of either 
hole dominance or electron dominance. Using the Fowler-Nordheim (F-N) equation, 
it is further observed that the electron leakage current at QB can be adequately 
described by the Fowler-Nordheim tunneling equation. The hole leakage current, on 
the other hand, follows a direct tunneling equation. By using a simple model of holes 
trapping at the anode, the various QB phenomena can be explained and the initial 
locally physical damage region (LPDR) model [1.7] which was earlier proposed by 
Lee and Cho et al., is further ascertained. 
In chapter five, the annealing behavior of post-QB oxide under thermal and 
electrical bias anneal is described. It is observed that reverse bias anneal is able to 
detrap the positive charges within the oxides, thus lowering the QB leakage current 
back to the stress-induced leakage current (SILC) level. Under thermal annealing, it is 
observed that substrate current (holes) can be reduced to pre-stress levels while well 
leakage current (electron) saturates above a certain level. The result suggests 
distinctive trap levels for electron and hole conduction in post-QB oxides and 
supports the earlier trap-induced QB breakdown model in chapter three. 
In chapter six, oxide degradation for ultra-thin oxide (< 20 Å) is described. It 
is observed that unlike thicker oxide, QB in ultra-thin oxide (20 Å) can be directly 
correlated to discrete increases in interfacial traps. Moreover as thickness of silicon 
dioxide reduces even further till 14 Å, QB is not distinctly observed. Instead, gate 
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leakage current increases progressively after certain period of stressing. Using a 
localized multiple breakdown spots model, it is shown that the gate leakage can be 
attributed to a multiple occurrence of breakdown [1.13]. A new failure criterion based 
on gate leakage current density is proposed and this is shown to be far more practical 
for ultra-thin oxide than the excessively optimistic conventional time-to-complete 
breakdown.  
As gate silicon dioxides outlive its usefulness at around 14 Å, beyond which 
direct tunneling leakage current will be too high for general device applications, high-
K dielectrics is needed for the 65 nm technology node. Chapter seven studies the 
reliability of high-K stacks using a novel carrier separation method. A time-to-
breakdown with polarity dependence, is observed under constant voltage stress and 
this is attributed to breakdown at different layers within the high-K stacks [1.14]. 
Finally, chapter eight concludes the thesis with some suggestions for future research 
based on the findings and conclusions arrived in this thesis.  
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 Chapter 2 
 
Literature Review: Gate Dielectric Degradation 
2.1 Impact of device scaling on gate dielectric degradation 
Aggressive continual device scaling has resulted in reduction of device 
dimensions without proportional reduction in supply voltage. This has led to high field 
effect phenomena such as hot carrier degradation. At channel electric field above 4 x 
104 V/cm (corresponds to Vg = 2V, Vd = 5 V, TOX = 200 Å), a significant hot-carrier 
effect occurs which greatly degrade both p- and n-MOSFET [2.1]. Fig. 2.1 shows a 
hot carrier effect in an n-MOSFET with hot electron injection into the gate oxide near 
the drain region due to high electric field at that region. Impact ionization and 
avalanche multiplication occurring near the depletion layer edge, also result in the 
generation of hot holes and electrons which were then injected into the gate [2.1]. 
 
Fig. 2.1 Hot carrier generation and various current components in n-MOSFET. (After [2.1]) 
As gate oxide is scaled below 100 Å, another phenomenon, known as stress-
induced leakage current (SILC) becomes more pronounced. First discovered by 
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Maserjian et al. [2.2], SILC has become a major reliability concern for thin gate oxide 
due to its increase in gate leakage current. This increased current consumes additional 
power, which becomes undesirable especially in low-power and portable applications. 
It was observed that SILC strongly increases as oxide thickness decreases from 100 Å, 
down to 50 Å. As gate oxide reduces below 50 Å, it was however observed that the 
relative magnitude of SILC defined by (Jg,stress – Jg,initial)/Jg,initial (where Jg,initial is the 
current density), prior to electrical stresssing decreases instead. This is often attributed 
to reduction in stress induced oxide bulk traps [2.3],[2.4]. Recently, Wu et al. have 
shown that this ‘reduction’ in SILC is due primarily to SILC effects being 
overshadowed by the higher direct tunneling current and not the reduction in trap 
density for the different oxide thickness [2.5]. The conduction mechanism of SILC is 
generally believed to be due to trap-assisted tunneling through the degraded oxide 
[2.6]-[2.8]. Using quantum yield studies and carrier separation technique, Takagi et al. 
have shown that inelastic trap- assisted tunneling (TAT) occurs under SILC, with an 
energy loss of 1.5eV due to energy relaxation of injected electrons at the SiO2 traps 
[2.6]. On the other hand, Ielmini et al. [2.8] have proposed hole and electron 
recombination and trap-assisted tunneling (RTAT) as the main conduction mechanism 
for SILC (Refer to Fig. 2.2c). 
 
Fig. 2.2 Schematics of three possible conduction mechanisms leading to SILC leakage 
current. (a) Trap-assisted tunneling (TAT) at distinct defect locations with energy relaxation  
(b) Trap-assisted tunneling at same defect distribution (c) Tunneling and recombination at 
oxide defect sites (RTAT). (After [2.8]) 
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Moreover, the charge state of the SILC-related centers is also not clear: 
Neutral traps have been generally considered, although recent evidences show a clear 
correlation between SILC and trapped holes [2.9]. 
For gate oxide thinner than 50 Å, a new phenomenon known as quasi-
breakdown (QB) is observed. Using photon emission studies, it was observed that QB 
is a localized phenomenon with multiple events occurring before complete breakdown 
[2.10]. The QB breakdown sites have also been found to be uncorrelated to the final 
complete breakdown spot, suggesting that both phenomena may be independent of 
each other. The mechanism of QB is the focus of the study here and will be described 
in greater detail in the next section 2.3. 
As gate oxide is aggressively scaled below 35 Å, the high gate leakage current 
occurs even at low field due to quantum-mechanical tunneling of electrons. At such 
thickness regime, the conduction mechanism changes from Fowler-Nordheim (F-N) to 
direct tunneling, resulting in gate leakage which is significantly higher at low field  
 
 
Si substrate Poly-Si SiO2 
Vox Φb






(a) Fowler-Nordheim Tunneling   (b) Direct Tunneling 
Fig. 2.3 Illustration of differences between (a) Fowler-Nordheim (FN) and (b) direct 
tunneling (DT). FN tunneling occurs when Vox > Φb while DT occurs when Vox < Φb. 
and relatively insensitive to field effect (Refer to  Fig. 2.3). Figure 2.4 in the next 
page, shows the change of conduction mechanism from F-N tunneling to direct 
tunneling when gate oxide is reduced below 35 Å. In the direct tunneling thickness 
regime, a slight decrease in gate oxide thickness results in an increase in order of 
magnitude in the leakage current. This trend will continue as scaling proceeds below 
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35 Å, due to its exponential dependence of leakage current on oxide thickness [2.11]. 
Eventually, high-K dielectrics will be required although this may be mediated by 
nitrided silicon oxide film in the short run [2.12],[2.13].  
In retrospect, it can be observed that gate oxide thickness scaling and un-
proportionate voltage derating have been accompanied by a host of different reliability 
issues at each technology node. With future incorporation of high-K gate dielectrics, it 
is expected that a different host of problems will be encountered. 
 
Fig. 2.4 Low-voltage conduction mechanism for thin oxide of various oxide thicknesses. 
(After [2.11]) 
2.2 Electrical Stress-Induced Degradation and Breakdown 
The degradation of gate oxide under Fowler-Nordheim (F-N) stress can be 
characterized into 2 main stages – wear out and runaway stage. Since the wear out 
stage is significantly longer than the runaway stage, which is very rapid, oxide lifetime 
is dependent on the time for wear out stage to complete. Due to its intrinsic 
importance, the nature and origin of oxide degradation under F-N stress in the wear 
out stage have been extensively studied. DiMaria et al. have proposed two possible 
mechanisms for oxide degradation under F-N stress [2.1]. In the first mechanism, 
electrons with energy greater than 2 eV can release hydrogen from defect sites near 
the anode interface. The released hydrogen can then diffuse to the cathode-oxide 
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interface where it creates interface states and oxide electron traps [2.1]. The hydrogen 
release model (HR) is supported by experimental evidences that oxide containing 
excess hydrogen has lower charge-to-breakdown QBD. In the second mechanism, 
electron with energy greater than 9 eV causes impact ionization at the anode. The 
holes produced are then re-injected into the oxide due to the electric field and are 
trapped at deep level traps sites. Recombination of the trapped holes with the injected 
electrons, results in the formation of interface states and traps near the cathode. 
Another widely cited degradation mechanism is the Anode Hole Injection 
model (AHI), first proposed by Chen et al. [2.14]. According to the AHI model, some 
electrons are trapped in the oxide near the anode. The rest gains enough energy to 
reach the anode whereby some have sufficient energy to cause impact ionization. The 
generated holes are then injected back into the oxide, with some trapping in certain 
localized regions near the cathode. The field enhancement leads to an increase in F-N 
current through the weak localized spots which degrade further due to positive 
feedback cycles. In thin oxide, impact ionization cannot occur and instead, the holes 
are produced when the injected electrons transfer their energy to a valence electron at 
the anode as shown in Fig. 2.5. Oxide breakdown occurs when a certain level of 
  
 
Fig. 2.5 Anode Hole Injection model with an incident electrons arriving at the anode and 
transferring its energy to a deep level valence electron and in the process, creating a hole 
which is then injected back into the oxide. (After [2.15]) 
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wearout is reached [2.16],[2.17], and very high leakage current passes through the 
gate dielectric. In thick oxides, complete breakdown is usually accompanied by high 
Joule heating resulting in a catastrophic damage to the oxide [2.18].  
Based on the electrical degradation mechanism described, early oxide 
breakdown models for thick oxides can be grouped into thermochemical [2.19] model 
and 1/E model [2.14] (which is based on the AHI model). In the thermochemical 
model, electric field interacts with the oxygen-deficient strained Si-Si bonds resulting 
in dissociation and trap formations [2.20]. Tunneling electrons are not necessary to 
create the damage which is due primarily to field interactions.  
On the other hand, for the AHI model, electron injection creates impact 
ionization and hole generation which leads to positive enhancement of the internal 
field and subsequently, to breakdown. Both models are able to explain oxide lifetime 
at high gate voltage, although the lifetime extrapolation differs widely at low field 
with the 1/E model being much more optimistic [2.18]. Recently, it is observed that 
polarity dependence of breakdown exists for ultra-thin oxide in the thickness regime 
of 40 Å. DiMaria et al. proposed that defect generation in the oxide depends on the 
Fermi level at the anode and is gate voltage driven [2.21]. Based on substrate hot 
electron injection experiment [2.22], thickness, polarity difference in the QBD [2.23], 
and Weibull slope modeling [2.24], it was found that the original (E-model) electric 
field driven model may not be able to explain the breakdown in ultra-thin oxides. 
Instead, degradation and breakdown are well described by the release of energy of 
tunneling electrons at the anode, which is proportional to the applied voltage [2.25].  
2.3 Quasi-breakdown Mechanism  
While SILC and hot carrier effects are important in oxides with thickness 
above 50 Å, both effects become mitigated as oxides and voltage reduction results, 
due to increased device scaling. At the same time, as oxide scales downwards in 
thickness, conventional complete breakdown becomes less prevalent. Instead, oxide 
breakdown characterized by quasi-breakdown (QB) [2.10],[2.19]-[2.30], becomes 
more important and prevalent for oxides less than 50 Å.  
Also known as soft breakdown [2.32] or B-mode SILC [2.37], QB is observed 
as gate oxide thickness goes below 50 Å, approaching the direct tunneling regime. 
Unlike complete or dielectric breakdown (CB), QB is characterized by gate leakage  
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Fig. 2.6 Evolution of gate voltage under constant current stress till complete breakdown. At 
quasi-breakdown (QB), gate voltage drops due to enhanced leakage path with gate voltage 
magnitude still significantly higher than at complete breakdown. 





































Fig. 2.7 I-V characteristics of gate oxide at various stages of stressing – Fresh, SILC, quasi-
breakdown (QB) and complete breakdown. 
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larger than the stress-induced leakage current but smaller in magnitude than complete 
a breakdown and post Ig-Vg, which is non-ohmic (Refer to Fig. 2.6 and Fig. 2.7). 
Leroux et al. and Bruyere et al. have shown using emission microscopy that QB and  
complete BD occur at different spatial locations [2.34] and their intrinsic Weibull 
distributions are different [2.35]. In addition, Pompl et al. have also shown that QB 
and complete BD share completely different temperature and field acceleration 
behaviors [2.36]. Although the gate oxide has not been totally destroyed, the gate 
leakage current at the onset of QB is generally far too high for acceptable device 
operation. Moreover, unlike SILC, the gate voltage fluctuation after the onset of QB, 
also becomes much more noticeable and noisy, exhibiting both random non-switching 
1/f noise and multilevel random telegraph switching noise [2.38].  
Ever since its discovery in 1994 by Lee and Cho et al. [2.10], the conduction 
mechanism of quasi-breakdown (QB) has been subjected to much controversy and 
debate. Lee and Cho et al. attributed QB to localized physical damage at the anode 
interface due to energy released by the injected carrier at the anode. QB is triggered 
when the localized damage region reduces the effective oxide thickness to the direct 
tunneling regime, allowing carriers to directly tunnel through the oxide [2.10]. Hirose 
et al. attribute the oxide thinning to the formation of localized conduction filament 2-3 
nm from the Si/SiO2 interface [2.30]. On the other hand, Houssa et al. and Degraeve et 
al. attribute QB leakage to a percolation path formed due to electron traps linking the 
anode and cathode [2.43]. The percolation model is able to explain the power-law 
behavior for the leakage current and temperature dependence of the gate current after 
QB. It is also able to explain the Weibull slope [2.41] and critical defect density [2.41] 
for various oxide thicknesses and shows good agreement with the experimental data.  
Okada et al. attribute QB leakage current to variable range hopping conduction 
mediated by localized states due to electrical stressing [2.37]. Using this model, the 
temperature dependence and large fluctuation in current and voltage at QB can be 
explained. Miranda et al., using a point conduction model, are also able to explain the 
large leakage current fluctuation as the switching ON/OFF state of one or more local 
conduction spots [2.46]. Table 2.2 in the next page, shows a brief summary of all the 
proposed conduction mechanisms for QB.  
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Table 2.2 Summary of quasi-breakdown conduction mechanism 
QB Conduction Model References 
1. Direct-tunneling through locally damaged region Lee and Cho et al. [2.10], [2.26] 
Y.D. He et al. [2.27], [2.28] 
Hirose et al. [2.30], 
Z. Y. Ting et al. [2.31] 
2. Percolation through neutral electron traps Degraeve et al. [2.40] 
J. H. Stathis et al. [2.41] 
Houssa et al. [2.43] 
Vandewalle et al. [2.44] 
3. Point contact conduction with energy quantum Miranda et al. [2.47] 
Sune et al. [2.48],[2.49] 
4. Variable-range hopping (VRH) through localized 
states 
Okada et al. [2.37] 
5. Analog and digital-mode conduction  Sakura et al. [2.38] 
Tomita et al. [2.39] 
6. Multiple trap-assisted tunneling (TAT) Depas et al. [2.33] 
The key query to the correct model for QB has not been resolved, primarily 
because of the complex nature of QB and the inability of the various models to explain 
all the observed phenomena. 
2.3.1 Direct Tunneling Model [2.10][2.26]-[2.30] 
The direct tunneling model was first proposed by Lee and Cho et al. to explain the 
occurrence of quasi-breakdown (QB) [2.10]. In gate oxides thinner than 50 Å, the 
traveling distance of electrons in the oxide conduction band after Fowler-Nordheim 
(F-N) tunneling would be shorter than the electron mean free path (Refer to Fig. 2.8a).  
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(a)       (b) 
Fig. 2.8 Schematic drawing for (a) electron transport in the ultra thin gate oxide under high 
field stress (b) Current path in the oxide after quasi-breakdown. (After [2.10]) 
The electrons after a ballistic transport in the oxide conduction band, release 
most of its energy at the anode, resulting in a localized physically damaged region 
(PDR) near the Si/SiO2 interface. The formation of the PDR reduces the hole barrier 
and the effective oxide thickness, resulting in a large increase in hot hole injection 
from the anode. Gate voltage fluctuation at QB is attributed to the dynamic charge 
trapping and detrapping processes in the PDR. Total gate leakage current Jg, is then a 
superposition of F-N current tunneling through undamaged oxide JFN and the direct 
tunneling current JPDR through the PDR. They can be described by the following 
equations: 
Jg  = (1-Aratio ) JFN + Aratio JPDR     (2.1) 
where Aratio is defined as  
Aratio = APDR / Acap       (2.2) 
and APDR is the area of quasi-breakdown spot while Acap is the total capacitor area. At 
the onset of quasi-breakdown, the total voltage drop in the gate oxide can then be 
described on the following page in equation (2.3): 
VOX = VROX + JPDR ρ ( TOX – TROX )    (2.3) 
where ρ is the finite resistivity of the damaged region and VROX is the voltage drop 
across the undamaged region of the QB conduction path as shown in Fig. 2.8(b). 
Using the direct tunneling model, various groups are able to explain most of the 
observed phenomena including the observation of a hole current component in n-
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MOSFET and p-MOSFET after QB [2.28], multilevel random telegraph signal (RTS) 
and the annealing behavior of post-QB oxides [2.29]. 
2.3.2 Percolation Model [2.40]-[2.43] 
Another widely accepted model for QB is the percolation model, first proposed 
by Degraeve et al. [2.40] to explain intrinsic oxide breakdown and later applied to 
ultra-thin oxide soft breakdown phenomenon by Houssa et al. [2.43]. It is able to 
explain both the anode hole injection model (AHI) [2.16] and the electron trap 
generation model by directly linking the injected holes to the electron trap generation. 
At quasi-breakdown (QB), the electron traps forms a percolation path linking both the 
anode and cathode as shown in Fig. 2.9. Conduction between neighboring electron 
traps becomes possible when the distance between these traps is less than or equal to 
0.9 nm [2.40].  
 
 
Fig. 2.9 Schematic illustration of percolation model for intrinsic oxide breakdown based on 
electrons trap generation. Conduction path is indicated by the shaded spheres. (After [2.33]) 
Assuming that the current between two neighboring traps is proportional to the 
square of applied voltage, i.e. 
I = σab v2       (2.4) 
where σab  is the bound conductivity. From this simple quadratic dependence of 
current and assuming a percolation path, the power–law dependence for the leakage 
current at QB can be satisfactorily simulated (Refer to Fig. 2.10) 
The main strength of the percolation model is its ability to explain the 
thickness dependence of the Weibull slope. Degraeve et al. have shown that at lower 
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oxide thickness, the percolation model predicts that fewer traps are required to form a 
breakdown path, thus resulting in a higher likelihood of breakdown [2.40]. The model 
is also able to fit the slope β of experimental Weibull plot for different oxide 
thickness, as shown in Fig. 2.11. However, it is important to note that the good fit of 
the thickness dependent Weibull slope with modeling using the percolation model 
does not guarantee its validity. In fact, all other models including LPDR and variable 
range hopping model etc. can also explain the Weibull slope by assuming a different 
critical defect level for different oxide thickness. Nevertheless, the percolation model 
provides a simple and relatively accurate modeling of the QB phenomenon without 
too many implicit assumptions. Using the percolation model, Depas et al. [2.33] and 
Houssa et al. [2.43] have shown that the percolation model is able to explain the post-
QB I-V characteristics, and its observed temperature and oxide thickness dependence. 
 
 
Fig. 2.10 Current-voltage characteristics of a MOS capacitor with a 4.2 nm gate oxide. Solid 
line is fit obtained with a percolation model. (After [2.43]) 
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Fig. 2.11 Simulated and measured Weibull slope β for charge-to-breakdown QBD as a 
function of oxide thickness. (After [2.40]) 
2.4 Device Scaling and Dielectric Performance 
According to the ITRS (International Technological Roadmap Semiconductor) 
2003 [2.51], the technological limit for using silicon dioxide (SiO2) will be reached by 
2007 for the 65 nm technology node due to its excessive leakage current. As a thermal 
oxide, SiO2 is native to Si with many wonderful attributes. It is thermally and 
electrically stable on Si, has the ability to form a low defect density interface (~ 1010 
/cm2) with Si, has excellent dielectric strength (~10 MV/cm) and a large bandgap of 9 
eV [2.52]. These outstanding electrical properties have enabled the microelectronic 
industry to scale the integrated devices with significant improvements in performance, 
off-state power consumption, and reliability. At the same time, it also meant that any 
alternative gate dielectric will face a formidable challenge in replacing SiO2. In spite 
of its many superior material characteristics, SiO2 suffers from a relatively low 
relative dielectric permittivity of K = 3.9. For a gate dielectric, a low K value means 
that gate capacitance can only be increased by aggressively thinning down the gate 
dielectrics as shown in equation (2.5) on the next page. 
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ox
ox t
AKC 0ε=      (2.5) 
where K, ε0 is the dielectric constant (also referred to as the relative permittivity of the 
dielectric to air) and permittivity of air respectively, A is area of the device channel 
and tox is the thickness of the dielectrics. Due to device scaling, device area A will be 
decreased for each new generation and for SiO2, K is constant at 3.9. Hence the only 
way gate capacitance can be increased is by reducing the oxide thickness tox. A high 
gate capacitance is required to ensure sufficient drive current in the channel and to 
overcome short channel effects. As gate length is progressively scaled downwards, 
short channel effects, including threshold voltage roll-off, become progressively more 
severe. When SiO2 thickness is in the region of more than 40 Å, dielectric thickness 
scaling does not have significant effects on the device characteristics. However, this 
changes when the gate dioxide becomes very thin (< 30 Å). At an oxide thickness of 
11 Å, the gate leakage current is reaching the ITRS limit of 100 A/cm2 while for low 
power application, a gate leakage limit of 1 A/cm2 will be reached for 16 Å SiO2 . As 
a result, excessive gate leakage current will threaten the continual scaling of SiO2 
beyond 16 Å. Using theoretical modeling, Tang et al. has further shown that the 
bandgap of SiO2 begins to decrease when fewer than 3 monolayers of oxide exists 
[2.53]. This gate SiO2 thickness limit forces the industry to look at other higher-K 
material as a potential alternative to SiO2. Currently, there are many potential material 
candidates with very high K values, but few, with all the superior characteristics of 
SiO2.   
2.5 Ultra-thin oxide Reliability 
When silicon dioxide is scaled below 15 Å, the oxide degradation mechanism 
may be changed or certain features become more important. Unlike thicker oxides 
where occurrence of QB or complete breakdown defines the lifetime of the gate 
oxides, post-QB in ultra-thin oxides becomes much more relevant and important due 
to the ability to withstand several QB or degraded spots [2.54]. Fig. 2.12 shows the 
gate leakage current for gate oxides of different thickness. It is interesting to note that 
when oxide thickness is thinner than 20 Å, the initial unstressed leakage current is 
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Fig. 2.12 Gate leakage current for different oxide thickness at fresh unstressed state and after 
post-QB. It can be observed that post-QB leakage current for 35 - 45 Å oxides are actually 
lower than that of the direct tunneling leakage current of 13 - 20 Å at its initial unstressed 
state.  
higher than that of post-QB leakage in thicker oxides. Due to this high gate leakage 
for ultra-thin oxides, occurrences of QB may be masked out by the initial gate leakage 
current and become less critical.  
Wu et al. was one of the first to observe a gradual change in gate leakage 
under electrical stress as gate oxide scales below 18 Å and propose gate leakage 
current density as a criterion for determining oxide lifetime [2.55]. Unlike thicker 
oxides where discrete increases in gate leakage current were observed at the onset of 
QB, ultra-thin oxides do not exhibit such discrete current ‘jumps’. Instead, a 
progressive increase in gate leakage is observed before final complete breakdown as 
shown in Fig. 2.13. Subsequently, many other researchers [2.55]-[2.66] also show 
similar phenomenon and various statistical models were proposed to explain the 
wearout and progressive degradation in ultra-thin oxides. Two main issues were raised 
regarding the wearout modeling of ultra-thin oxides: (1) spatial correlation of the 
degraded sites and  (2) the mechanism of the various stages observed in progressive 
wearout.  
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Fig. 2.13 Time evolution of gate current before and after onset of QB for ultra-thin oxides 
(13.5 Å) under various gate bias CVS.  
It can be observed from Fig. 2.13 that there exists two stages of oxide wearout. 
In the first stage, the gate leakage current increases linearly with stress time on a log-
log plot. In the second stage, however, there is a saturation in the increase of gate 
leakage. For the initial stage, by comparing the gate leakage current after progressive 
wearout for various gate areas, Mosieur et al. observed that the degraded gate leakage 
current does not increase in tandem with the sample areas. Instead, a highly localized 
degraded point at the onset of wearout was observed using emission microscopy and 
this was observed to increase in size over time [2.59]. On the other hand, Alam et al. 
show that for sub-2 nm oxides, the correlation between the initial and subsequent 
degraded spots is low and the initial progressive wearout can be modeled by multiple 
degraded spots [2.60]-[2.62].  
The mechanism of the initial wearout stage is also not ascertained. It was 
observed that the wearout is gate voltage and temperature driven. By using substrate 
bias stressing in the inversion regime, Monsieur et al. conclude that wearout is highly 
substrate bias sensitive and hence is defect driven [2.59]. Farmer et al. propose a 
conduction path with constant degraded characteristics, but with increasing area 
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[2.64]. On the other hand, Miranda et al. have modeled the conduction path using 
point contact model with increasing area and decreasing barrier height [2.65].  
In the second stage, Hosoi et al. propose that the saturation occurs due to 
external resistance effects which eventually limit the gate current increase [2.67]. The 
verification and ascertainment of these effects will be of great importance to the 
commercial foundries due to its significant scatter in statistical breakdown for ultra-
thin oxide. Moreover, the adoption of a new current density criterion may 
revolutionize the conventional lifetime prediction methodology and its dependencies 
on area and gate voltage stress will be the focus of study in chapter 5. 
2.6 High-K Dielectrics Reliability 
Many materials are currently under investigation as potential replacement for 
SiO2. Due to high gate leakage current, high-K gate dielectrics are needed to reduce 
gate leakage and still afford reasonable gate capacitance. It has been shown that metal 
gate (WNx or TiN) can achieve similar gate leakage as polysilicon with appropriate in-
situ nitridation during the sputtering process [2.68]. In addition, metal gate has a 
superior tBD compared to polysilicon [2.68] and improved boron penetration 
immunity. 
The current reliability studies on high-K dielectrics are been mainly focused on 
high-K dielectrics with polysilicon electrode. It has been found that substrate hot hole 
trapping in p-FETs severely degrades the device. In n-MOSFETs, hot electron 
trapping occurs only under illumination [2.69]. The experimental results suggest that 
holes can act as a defect precursor leading to enhanced charge trapping in high-K. At 
the same time, hot carrier reliability studies of n-MOSFETs (HfO2 with polysilicon 
gate) indicate longer lifetime when compared to SiO2 in n-MOSFETs. It is suggested 
that despite the lower barrier height, HfO2 gate dielectrics with surface nitridation 
show more robust interface as evidenced by the lower interface trap generation at the 
nitrided Si surface [2.71]. Surface nitrided HfO2 also shows better hot-carrier 
immunity compared to SiO2 for the same substrate stressing current [2.72]. Moreover, 
it has been demonstrated that charge trapping in the high-K gate stack is substantial 
and follows a charge trapping model without creation of additional traps. Dynamic 
stressing studies on ultra-thin HfO2 show that dynamic stressing leads to lifetime 
 
Chapter 2: Literature Review: Gate Dielectric Degradation 28  
enhancement similar to the SiO2 case. This is attributed to the longer trapping time 
and detrapping time during the reverse bias [2.73].  
2.6.1 High-K charge trapping 
Charge trapping during electrical stress is observed to be significant for high-K 
dielectrics. Large amount of fixed charge and charge trapping compared to SiO2 were 
observed for various types of high-K dielectrics deposited using Atomic Layer 
Chemical Vapor Deposition (ALCVD) [2.69],[2.70], [2.86], Metal Organic Chemical 
Vapor Deposition (MOCVD) [2.84],[2.85],[2.79], and reactive sputtering using 
physical vapor deposition (PVD) [2.73],[2.74]. The charge trapping centers 
responsible for the fixed and mobile charge may be at the interface of the bulk high-K 
and interfacial layer [2.76],[2.77] or within the bulk high-K layer itself [2.78], and are 
highly polarity dependent [2.79]. These charge centers result in hysteresis and 
significant instability in the threshold voltage, which will pose a serious problem for 
high-K dielectrics implementation. In addition, it has been shown that charge trapping 
may lead to polarity dependent high-K degradation and breakdown [2.78],[2.79].  
2.6.2 Stack Reliability  
The breakdown mechanism in high-K dielectrics has been studied extensively 
[2.75], [2.80]-[2.86]. It was reported that gate current through high-K dielectrics 
showed both high level and low level fluctuations at the onset of soft breakdown 
[2.75]. At the same time, previous reports had also indicated that breakdown may 
occur at either the bulk or interfacial layer of the high-K stacks due to its intrinsic 
multi-layer structure [2.86]. As such, it is believed that the breakdown mechanism of 
high-K stack is much more complicated than single SiO2 dielectrics.  
Bimodal breakdown has been observed since the reliability of high-K stack 
was first attempted. Yamaguchi et al. attribute this to a two-stage breakdown process 
which may have led to dual breakdown modes [2.80]. Using different high 
temperature annealing, it was observed that serious degradation occurs due to partial 
crystallization of the high-K dielectrics [2.80]. On the other hand, Kauerauf et al. 
[2.81] and Degraeve et al. [2.86] have shown that a polarity dependent breakdown 
exists in ZrO2/SiO2 stacks. Using different thickness of interfacial SiO2 and high-K 
dielectrics, it is observed that the dual polarity dependent breakdown can be attributed 
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to either a bulk or interfacial breakdown. Lee et al. observe that for a thin high-K 
HfO2/SiO2 stack, breakdown is limited by interfacial layer degradation instead of the 
conventional bulk high-K layer [2.84] and is polarity independent for HfO2 with TaN 
electrode [2.85]. 
Although the interfacial layer (IL) in a high-K stack is unintended, it is also 
unavoidable due to the high oxygen ambient during high-K deposition. The 
importance of the interfacial layer to the overall high-K stack has been further verified 
by various researchers, through modeling and by experimental reliability testing. Fan 
et al. have concluded the higher dielectric constant IL is required to attain low EOT 
with reduced leakage current [2.83]. Moreover, the transition region between the high-
K film and the IL will become more important due to the sacrifice of EOT and leakage 
current, as this transition region expands at the expense of the high-K film. The 
inconsistency in breakdown mechanism as the high-K film is scaled to a thinner 
dimension can be reconciled by the larger traps generation within the thicker film. 
Degraeve et al. have shown that a high level of intrinsic defect exists in high-K stack 
and this may affect the overall reliability of high-K stacks [2.87]. In every case, it is 
clearly evident that increased charge trapping or trap generation under electrical 
stressing, leads/ to higher chances of bulk breakdown. The only dissenting evidence 
against this proposal is found in the study by Zhang et al. who found polarity 
dependent charge trapping and defect generation for thin film with EOT ~ 11 Å 
[2.79]. In their case, a very high TDDB Weibull slope of 3 is obtained, showing 
possibility of bulk breakdown in even thinner film. However, since nitridated Hf-
silicate is used which is expected to have a higher trap generation, the phenomenon 
may indicate that nitridation tends to result in higher charge trapping, leading to 
preferential bulk breakdown even for very thin film.  
In retrospect, it can be seen that there are many areas of concern for high-K 
dielectric reliability. In particular, it is observed that the breakdown mechanism as 
thickness of the high-K film is scaled downward is not clearly determined at the 
moment. At the same time, significant charge trapping is observed for high-K 
dielectrics which have detrimental effects on mobility, threshold voltage stability and 
possibly, the stack reliability. Several other important issues are also not addressed 
including the physics of breakdown, impact of plasma damage and process-related 
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defect optimization for high-K dielectrics. These topics are outside the scope of this 
thesis but are nevertheless very important, and will be proposed for future studies. 
2.7 Summary 
As gate dielectrics scales downwards, various reliability issues have surfaced. 
For gate oxides thinner than 50 Å, a phenomenon known as quasi-breakdown was 
observed prior to complete breakdown. While extensive studies have been conducted, 
the conduction mechanism of quasi-breakdown remains controversial. Two main 
models that are widely cited are the direct tunneling and percolation path models. 
While these and other proposed models are able to explain some of the observed 
phenomena, a unifying model which can explain all the experimental evidences is 
solely lacking. In most cases, the validity of a proposed model is based exclusively on 
the fit with experimental results. Using both experimental evidences and modeling, the 
full understanding of quasi-breakdown mechanism and its conduction kinetics will be 
attempted and will be the main focus in this thesis. 
For ultra-thin gate oxide below 20 Å, it is shown that oxide degradation even 
after the onset of QB is relevant and important for device lifetime characterization. It 
is observed that unlike thicker oxide, QB in ultra-thin oxide (20 Å) may be tolerated 
and its subsequent degradation can be characterized and modeled using various 
statistical and physical conduction modeling. Moreover, as the thickness of silicon 
dioxide reduces even further to 14 Å, QB is not distinctly observed and lifetime 
prediction using the conventional methodology may be inappropriate. Literature 
reports have shown that progressive wearout is independent of area and is gate voltage 
and temperature driven. However, using the new failure criterion based on gate 
leakage current density, it is to be determined if this is still valid and a comparison 
with excessively optimistic conventional time-to-complete breakdown needs to be 
performed.  
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As gate silicon dioxide outlives its usefulness at around 14 Å, beyond in which 
direct tunneling leakage current will be too high for general device applications, high-
K dielectrics is needed for the 65 nm technology node and beyond. Based on current 
literatures, the mechanism for high-K stack breakdown is still uncertain. In 
comparison to SiO2, the reliability of high-K stack will be very challenging due to the 
change in conduction mechanism, band structure and intrinsic properties of the high-K 
dielectrics. Despite these difficulties, it is clear that high-K dielectrics will be urgently 
needed and its breakdown mechanism has to be thoroughly investigated for future 
lifetime prediction and reliability studies. 
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Measurement Setup and Techniques 
3.1 Measurement Techniques  
The measurement methodologies used in this thesis consists of two main 
measurement techniques. Direct-current current-voltage (DCIV) measurement 
technique [3.2], first proposed by Neugroschel and Sah et al., was used predominantly 
to monitor the interface traps and to a lesser extent, the bulk traps generated in the 
oxide.  Unlike the conventional charge pumping (CP) measurement technique, DCIV 
uses purely direct-current (dc) measurement, resulting in easy measurement and high 
detection sensitivity. This technique is used throughout Chapter 4, 5, and 6 to 
separately monitor the generation of interface traps and oxide bulk traps under 
Fowler-Nordheim (FN) stressing. Another technique used in this thesis is carrier 
separation for both n- and p-MOSFET under channel inversion, to separately monitor 
the tunneling components of electron and hole through the gate dielectrics. This 
technique is used in a novel way in Chapter 7, to differentiate the interfacial layer and 
bulk breakdown in high-K dielectrics. Both techniques form the cornerstone of this 
thesis and will be described in greater detail in the following sections.   
3.1.1 Direct Current Current-Voltage (DCIV) Technique 
The principle of Direct Current Current-Voltage (DCIV) method on 
CMOSFETs was described by Neugroschel et al. [3.2] and later used in various 
applications by various researchers. These include DCIV as a nondestructive monitor 
for implant-induced damage in deep submicron MOSFETs [3.3], extractor for 
impurity concentration in various regions of MOSFETs [3.4], process diagnosis [3.5], 
and as a primary monitor of interface and oxide trap density in various oxide 
reliability studies [3.6]-[3.9]. For DCIV measurement, interface and oxide traps were 
monitored using the vertical parasitic p-n-p BJT structure present in the p-MOSFET. 
The technique utilizes a channel controlled by BJT structures which is present in 
CMOS circuitry. Fig. 3.1 shows a cross-sectional view of a p-MOSFET using surface 
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control or lateral BJTs in the DCIV measurement configuration. When the lateral BJT 
is in the forward bias mode with p+source as the emitter, n-well as the base and p-
substrate as the collector under the following bias conditions: VBE = 0.3 to 0.6 V, VC = 
0V, VB = 0 V, the base current measures the recombination current via the interface 
traps generated during processing or subsequent electrical stress when gate bias is 
swept from channel accumulation to depletion. This base current IB, includes three 
recombination current components: (1) IB1 due to defect within the base and emitter –
base interface, (2) IB2 due to interface traps at the channel and drain region of the Si-
SiO2 interface and (3) IB3 due to recombination or tunneling current from interface 
traps under sidewall spacer. Due to their spatial differences, each component reaches a 
maxima at different gate bias. At close to zero gate voltage, recombination at interface 
traps within the channel region, (2) is dominant while (1) and (3) is almost negligible 











Fig. 3.1 p-MOSFET in top emitter-base configuration with spatial distribution of interface 
traps and recombination traps centers as shown. 
When gate voltage is swept from channel accumulation to depletion, the 
recombination region shifts from source/drain and extends towards the channel region. 
The recombination of the injected excess minority carrier with the majority carrier at 
the interfacial traps at the channel region and at source/drain overlap is thus modulated 
by the gate bias and reaches a maxima close to intrinsic midgap when Nsce = Psch 
(where ce and ch are electron and hole capture rate coefficient, Ns and Ps are the steady 
state electron and hole steady-state concentration at the SiO2/Si interface). By 
applying Shockley-Read Hall statistics, it is possible to obtain the steady state 
recombination current due to interface traps at both the channel and drain region. IB is 
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then related to the number of interface traps NIT and the recombination rate of an 
interface trap. Assuming that the majority of effective interface traps at the intrinsic 
Fermi level were at midgap and that both electron and hole capture coefficient is the 
same as denoted by cet, it can be shown that the base current for the channel IB is 
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where VGB  is the surface potential at peak IB,max , ES,max is the corresponding surface 
electric field and Cox is the oxide capacitance per unit area. It can be seen from Eq. 
(2.8) that the shift of VGB , ∆VGB,  is then due to the change in QOT and QIT. However, 
from Shockley-Read-Hall (SRH) statistics, base recombination current will be 
maximized close to mid-gap level (where electron and hole concentrations are 
approximately equal) for most effective generation/recombination centers [3.12]. At 
this mid-gap level, with peak IB,max, net charge due to QIT is nearly zero since it is 
recognized that the/for interface traps above the intrinsic Fermi level Ei, are acceptors 
and those below are donor type [3.13] and these compensate each other at mid-gap. 
The peak recombination base current IB,max, then shows the interface traps QIT while 
the shift in VGB,   ∆VGB,  shows purely the oxide trap charge QOT. 
Fig. 3.2 shows the DCIV measurement setup for a four contacts lateral p-
channel MOS transistor.  Its source is forward biased at 0.3 V while n-well and p-
substrate are grounded.  A gate voltage sweep from channel accumulation to depletion 
is applied and base recombination current measured via n-well contact is monitored.  
This base recombination current IB measures the recombination of minority holes and 
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majority electrons along the channel interface and is proportional to the density of 



















Fig. 3.2 Basic experimental setup for DCIV measurement using p-MOSFET. A vertical 
parasitic p/n/p-BJT is used with p+ source as emitter, n-well as base, and p-substrate as 
collector. Forward bias condition of VEB = + 0.3 V and VBC = 0 V is applied and base 
recombination current IB is monitored as a function of gate voltage Vg sweep. Drain can be 
connected together with source as shown or floated. 
Unlike the traditional C-V technique, the DCIV technique is able to determine 
the interface trap generation even in very small transistors and is especially useful in 
the monitoring of localized phenomenon like quasi- and hard breakdown. It is also 
able to measure non-uniform interface and oxide traps generated due to hot carrier 
stressing. 
3.1.2 Charge Pumping (CP) Measurement Technique [3.14] 
Charge pumping technique was first proposed by Brugler et al. [3.14] and has 
been used in various applications, mainly in plasma process characterization and 
process optimization, similar to that of DCIV.  It is mainly used for the profiling of 
interface traps and oxide traps along the channel for both process and reliability 
studies.  It has high sensitivity and applicable for small dimension devices with good 
spatial capability.  Fig. 3.3 shows the experimental setup of the CP measurement. AC 
signal is applied to the gate to drive the channel into inversion and accumulation at 
different frequency.  Under channel inversion, minority electrons from source/drain 
  




















Fig. 3.3 Basic experimental setup for conventional charge-pumping measurements on p-
MOSFETs.  Source and drain are shorted and lightly reversed biased. An AC signal is applied 
to gate to alternately drive electrons and holes into the interface traps located at the SiO2-Si 
interface.  During channel accumulation, recombination of free carrier with the trapped 
charges cause a net DC substrate current – charge pumping current Icp which is proportional to 















(a) (b)  
Fig. 3.4 Schematic illustration of CP technique applied to p-channel MOSFETs.  (a) Fixed 
top level Vgh with variable Vgb and (b) fixed base level Vgb and variable Vgh. Both 
configuration shown with the associated charge pumping current versus the variable gate 
voltage as shown in the lower figures. 
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were injected into the channel and are trapped by the interfacial traps. The excessive 
minority carriers are then caused to flow back to the drain/source during the next cycle 
of channel accumulation. Recombination of the trapped minority and majority carriers 
under accumulation condition occurs, resulting in a net DC substrate current Icp, due to 
the alternating charge pumping. A theoretical model of charge trapping technique has 
been presented by Groeseneken et al. using variable base level Vgb but with a fixed 
top level Vgh. The fixed Vgh is higher than flatband voltage so that charged pumping 
current Icp flows only when the variable gate voltage goes below the threshold voltage 
as shown in Fig. 3.4(a).  Alternatively, a fixed base level Vgb with variable Vgh can be 
used and CP current flows when variable gate voltage is above threshold as shown in 





ITcp xxNqfWXI )()(      (3.4) 
where f is the frequency of the applied gate voltage, W is the channel width, and 
∆NIT(x) is the incremental interface trap distribution at position x in the channel.  The 
charge pumping current Icp saturates as the variable amplitude of the gate pulse exceed 
threshold voltage and this current Icp,max is then directly proportional to the interface 
trap distributed throughout the gate length as shown by the above equation (3.4).  
 Many variations of CP technique exist, including varying pulse-top, varying 
pulse-base etc. However, most suffer from the transient effects inherent in this 
technique and a separate charge neutralization stage is necessary.  At the same time, as 
gate oxide thickness is scaled downward, gate leakage increases and will mask out or 
distort the charge pumping signal, necessitating either numerical or measurements 
compensation [3.15]. In spite of these issues, CP technique has been widely used and 
accepted as a sensitive and accurate measurement for interface traps.  
3.1.3 Comparison between DCIV and CP Technique 
The sensitivity of DCIV and reliability of this technique has been the subject 
of several preceding papers. Neugroschel et al. have shown that the sensitivity of 
DCIV spectra is governed by the base recombination current measurement and in a 
typical top emitter configuration (whereby the drain/source acts as emitter, the well as 
base and the substrate as collector) for a p-MOSFET, its minimum IB detected is better 
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than 1 pA, translating to an interface trap density NIT ≤ 109 cm-2 [3.2]. This is order of 
magnitude is better than a typical capacitance-voltage (C-V) measurement technique 
and comparable to that of conventional charge pumping technique.   
Jie et al. [3.8] and Goh et al. [3.9] have both separately compared the 
measurement results of both charge pumping (CP) measurement and DCIV 
measurements when applied to Fowler Nordheim stressing and have found a linear 
relationship between the two methodologies, showing good correlation between both 
methods in characterizing interface trap generation under uniform electrical stress. 
Due to the alternating current component in CP measurement, a geometric effect is 
observed especially in a larger device [3.10]. This originates from the presence of 
excess minority carrier when gate bias is pulsed from inversion to accumulation, some 
of which do not have sufficient time to flow to source/drain before the arrival of the 
majority carrier. These recombine with that of the majority carrier resulting in an 
excess CP component. In contrast, DCIV which is a purely direct-current, do not 
suffer from such transient effects.  In addition, DCIV can easily distinguish the 
various interfaces at channel, source/drain overlap and bulk recombination centers in 
source/drain, through either gate or drain sweep bias. Nevertheless, extraction of 
interface trap density NIT, using DCIV may not be straightforward due to the 
following factors: 
1. Spatial lateral non-uniformity of bulk recombination centers and  
2. Uncertainty of electron and hole capture cross-section.   
3. High gate leakage which will add an additional gate leakage component to the 
base recombination current IB.   
Current robust fabrication processes have greatly reduced charge lateral non-
uniformity with significant improvement to interfacial SiO2-Si properties.  However, 
device scaling has also resulted in significantly thinner gate oxide. When oxide 
thickness is reduced beyond 20 Å, direct tunneling from gate to well may supersede 
the recombination current, hence masking out the recombination current component. 
However, this can be solved by increasing the emitter forward bias (so as to increase 
the recombination signal current) or by subtracting the gate leakage current for the 
actual recombination current as demonstrated by Chung et al. [3.11]. Using an 
optimized forward bias, interface trap measurements using DCIV technique, have 
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been demonstrated on complementary MOSFETs with a gate silicon dioxide thickness 
reduced to 13.5 Å.  
3.1.4 Carrier Separation  
The carrier separation measurement technique has been used in a variety of 
applications for determining the impact ionization quantum yield γ, extraction of oxide 
thickness and energy relaxation in inelastic tunneling [3.16] to analyze the conduction 
mechanism of stress induced leakage current (SILC) [3.17] and quasi-breakdown 
(QB) [3.1]. In this thesis, the carrier separation measurement technique using the 
HP4155B semiconductor parameter analyzer was applied to differentiate the electron 





















Fig. 3.5 Basic experimental setup for carrier separation measurement on p-channel 
MOSFETs under inversion mode. Drain is floated while source and n-well are grounded.  
Gate voltage is swept from 0 V to negative 3 V.   
Fig. 3.5 shows the experimental setup for carrier separation on p-channel 
MOSFET. Carrier separation measurement for a n-channel MOSFET is similar but 
with reverse bias polarity to the setup as shown above. In this thesis, both n-
MOSFETs and p-MOSFETs were used. To prevent the channel from forming between 
source and drain, the drain contact is left floated while source and substrate are all 
grounded. Under substrate inversion conditions, (Vg > 0 V for n-MOSFET and Vg < 0 
V for p-MOSFETs), the device acts as an effective p-MOSFET (n-MOSFET) and the 
source contact measures the hole (electron) while the substrate contact measures the 
electron (hole) current component for p-MOSFETs (n-MOSFETs). The principles for 
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gate leakage in conventional silicon dioxides (37 Å) under both inversion and 
accumulation had been thoroughly examined by Guan et al. [3.1].  Fig. 3.6 shows the 
band diagram of p- and n-channel MOSFETs under carrier separation measurment in 























 n+ poly     SiO2          p-Si substratep+ poly     SiO2          n-Si substrate
(a)      (b) 
Fig. 3.6 Schematic band diagram (a) of p-channel MOSFET in inversion mode and (b) n-
channel MOSFET measured in inversion mode. [After [3.1]] 
Based on carrier separation measurements on fresh device, Guan et al. have 
shown that gate electron current I3 and I2 flows to the substrate and produces an 
electron hole pair with unity quantum yield γ=1 [3.1], [3.18]. In this case, Is/d (which is 
shown by (1-η)I4) ≈ Ig (represented by I3, I2, and ηI4) and Iw (which is the sum of I3, I2, 
and I4) is equivalent to |Ig + Is/d| where η≈ 0. In the case of n-channel MOSFETs under 
inversion mode, source/drain current Is/d (shown by I3) is almost equivalent to gate 
current Ig (I3+I4), showing that I4 is almost negligible.  
While carrier separation is only valid under inversion mode, electron and holes 
leakage path under accumulation is also considered in this thesis with certain 
assumptions made. In accumulation condition, due to the recombination current 
between the substrate and gate current, it is difficult to distinguish the separate 
component of electrons and holes using the carrier separation technique. However, we 
can consider the gate, substrate and source as a quasi-bipolar transistor with unity 
minority carrier base transport factor. In this case, for p-channel MOSFETs, the source 
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acts as a collector of minority holes (electrons) whereas the substrate acts as the base 
measuring the majority electron current with unity recombination of electron-hole pair 
in the substrate. This will be used uniquely in Chapter 7 for a novel method of 
differentiating bulk and interfacial layer breakdown. Moreover, by using metal gate 
coupled with high-K dielectrics in Chapter 7, it is noteworthy to mention that hole 
lifetime is significantly reduced in this case, thus eliminating any hole injection from 
the gate under positive gate bias. As a result only conduction band and valence band 
electrons are injected into the gate dielectric for p-MOSFET under positive gate bias. 
3.2 Summary 
 Direct current current-voltage (DCIV) measurement technique used for 
monitoring interface traps and oxide bulk traps, is introduced in this chapter.  Using 
lateral bipolar junction transistor structure present in conventional MOSFETs, DCIV 
measurement technique employs a simple four point measurement which can 
accurately measure the interfacial traps and oxide bulk traps in the gate dielectrics, 
especially those with energy level close to mid-gap. Compared to conventional 
methods like charge pumping technique, DCIV measurement requires only DC 
measurement and hence affords ease of implementation with reasonable sensitivity 
and accuracy.    
Another commonly used technique for oxide reliability study: carrier 
separation technique is also introduced.  Using depletion region formed between the 
channel and p- or n-well, the carrier injected into the gate can be separated into its 
electron and hole components.  This allows us to separately determine the role of both 
electron and hole in breakdown studies, which is the dominant or key component 
triggering the initial breakdown.   
Both techniques will be used extensively in the subsequent chapters and will 
provide a very useful insight into the breakdown mechanisms of conventional oxides, 
as well as high-K dielectrics.   
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Bipolar Stressing, Trap Generations and Quasi-
breakdown Mechanism Study 
4.1 Introduction 
For the past decades, continual gate oxide scaling due to device dimension 
scaling has resulted in different oxide degradations and breakdown mechanisms that 
are not observed in the thicker oxides. As shown in Chapter 2, quasi-breakdown (QB) 
[4.1], also named soft breakdown (SBD) [4.2] or B-mode SILC [4.3], has become an 
important reliability concern due to its increased prevalence as gate oxide thickness 
scales downwards. Consequently, its breakdown and degradation mechanisms have 
also been the focus of numerous research studies. Among the various conduction 
mechanisms proposed for QB are – enhanced direct tunneling due to physical damage 
region (PDR) [4.1], percolation path model [4.2], multiple TAT, variable range 
hopping (VRH) [4.3], conduction filament, and point contact conduction [4.4]. 
Numerous studies have been performed to determine the types of traps triggering QB 
but have shown conflicting results so far. Guan et al. have reported a constant level of 
interface traps at QB under various stress conditions [4.5] which seems to support the 
PDR model. On the other hand, Halimaoui et al. have observed positive trapping with 
a QB leakage current that is oxide thickness independent [4.6]. Recently, Sune et al. 
have attempted to simulate the localization of QB spots using the Quantum Point 
Contact model, obtaining very good fit using a modified percolation path model [4.4]. 
It is obvious that the key to understanding the QB mechanism lies in the 
understanding of the degradation mechanism leading to QB. In this aspect, it would 
be crucial to determine whether if interface traps or oxide bulk traps lead to QB. It is 
also worthy to note that both complete breakdown and stress-induced leakage current 
(SILC) are correlated to neutral oxide trap creation. Studies by Sune et al. suggest that 
QB and complete breakdown (CB) have the same common physical origin with 
similar breakdown statistical distribution [4.7] although this has been disputed by 
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other researchers who found that different types of traps are involved for the two 
phenomena. Based on post-QB leakage current and the degree of joule heating, 
Tomita et al. have further characterized QB into two different types - digital and 
analog [4.4],[4.8]. 
This chapter deals with two important aspects of thin gate oxide reliability –
quasi-breakdown and the effects of bipolar stressing, and is organized as follows: 
Section 4.1 summarizes the most current findings for quasi-breakdown and the 
dynamics of bipolar stressing. Section 4.2 briefly elaborates on the experimental setup  
for the direct-current current-voltage (DCIV) measurement technique and the carrier 
separation as well as the bipolar electrical stressing used in this experiments. Section 
4.3 studies the various stages observed in QB while sections 4.4 – 4.6 examine the 
trap generation prior to QB and in post-QB oxides. Section 4.7 describes the effect of 
bipolar stressing on QB and its impact on lifetime prediction. Bipolar current stressing 
was examined and its effect contrasted with unipolar current stressing. The results 
indicate that bipolar current stressing has effects not entirely similar to the summation 
of negative and positive current pulses. It was also observed for the first time that 
quasi-breakdown (QB) can be characterized into two stages – recoverable and 
unrecoverable QB. In recoverable QB, electrical recovery is continuously observed 
while in unrecoverable QB, gate voltage (constant current stress) or leakage current 
(constant voltage stress) becomes very stable without any electrical recovery 
observed. Bipolar current stressing also shows that charge-to-quasi-breakdown (QQB) 
is distinctly different using bipolar stressing and unipolar stressing on small area 
samples but not on larger area samples. Sections 4.8 – 4.9 thoroughly investigate the 
tunneling mechanism of post-QB oxides using carrier separation. In this aspect, Guan 
et al. have presented a thorough study of the conduction mechanism in post-QB 
oxides using carrier separation measurement. By using a similar methodology but on 
different stages in post-QB degradation, it was observed that the conduction 
mechanism in oxide at QB can be explained using direct tunneling of both electrons 
and holes [4.9]. Finally, section 4.11 summarizes the findings observed in this study 
and lays down a hole induced QB model which can explains all the experimental 
results observed so far.  
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4.1.1 Bipolar and Unipolar Current Stressing 
While much effort has been concentrated on static stressing, current emphasis 
has been on dynamic or bipolar stressing. This is because bipolar stressing is more 
akin to the actual operating condition especially for devices such as EEPROM. The 
changes in polarity in bipolar stressing have introduced various phenomena which are 
not observed in unipolar or static stressing. In particular, it has been reported that 
bipolar stressing has different dependencies on polarity, oxide thickness, temperature 
and stressing frequencies, as compared to unipolar stressing. 
Liang et al. have reported that bipolar stressing of thin oxide leads to higher 
time-to-breakdown (TDDB) and charge-to-breakdown (QBD) than static stressing 
[4.10]. It is speculated that this was due to a combination of reduction of hole trapping 
and negative oxide traps generation [4.11]. Hwang et al. have further shown that this 
is only true for thicker dielectrics (> 60 Å) and the reverse is true for thinner oxides 
which actually show a lower TDDB for bipolar stressing than static stressing [4.12]. 
This result is observed to be consistent for both gate oxides and oxynitride dielectrics. 
Soh et al. further show that the unipolar stressing also exhibits significant polarity 
dependence with substrate-to-gate carrier injection resulting in higher TDDB than 
gate-to-substrate injection [4.13]. The reported data shows that TDDB for bipolar 
stressing in thin oxides is always higher than that of static stressing for polysilicon 
gate-to-substrate injection, but lower than that of substrate-to-gate injection [4.13]. 
While most of the reported literature have explained the various phenomena with 
suppression of electron trapping and enhanced hole detrapping in bipolar current 
stressing, Dumin et al. proposed that the spatial non-correlation of trap generation in 
bipolar stressing was the main reason for its enhanced TDDB in thick oxides (~ 80 Å) 
[4.14].  
Using interface trap generation as a monitoring tool, Chen et al. have observed 
that interface trap generation ∆NIT for unipolar stress is independent of stressing 
frequency, but shows frequency dependence for bipolar stress [4.15]. For bipolar 
stressing, frequency dependence becomes critical above 30 kHz with a linear 
relationship, observed between ∆NIT and stressing frequency. At frequency below 30 
kHz, interface trap generation is essentially independent of bipolar current stressing 
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frequency. Rosenbaum et al. have further clarified using high frequency stressing that 
lifetime under bipolar stress increases by a factor of 40 to 100 at frequencies above 10 
kHz [4.16]. Below 10 kHz, lifetime increases linearly with frequency and is almost 
comparable for both bipolar and unipolar stressing. 
4.2 Devices and Experimental Setup 
A schematic diagram of the experimental setup as well as the principles for 
DCIV measurements can be found in chapter three. In this case, p+ drain is left 
unconnected while p+ source serves as the emitter, n+ well as the base and p-well as 
the collector. Interface traps were monitored via the recombination base current IB, 
while oxide traps were monitored via the voltage shift in peak IB,max. Since only p-
MOSFET has this vertical p/n/p-BJT structure, only p-MOSFETs with channel area 
ranging from 2.5 µm2 to 400 µm2 were used in this study for interfacial and bulk trap 
measurements.  
For bipolar and unipolar current stressing experimental setup, constant current 
pulses with alternating polarity is applied via HP4155B current source while gate 
voltage is monitored every 5 s. Source, drain, p-well and p-substrate are all grounded. 
Low pulsing frequency of 0.04 Hz is used with every change in polarity after 25 s of 
constant current stressing. All measurements were automated using HP IBASIC with 
a HP4155B semiconductor analyzer. The test devices used in this study consist of 
both n- and p-MOSFET fabricated on p-substrate (100) using 0.15 µm CMOS 
technology. Samples with channel area ranging from 1.6 µm2 to 400 µm2 are used 
while oxide thickness is 45 Å.  For bipolar stressing, alternating pulses of constant 
current electrical stress are applied while the gate voltage is monitored. Fig. 4.1 shows 
a sample of the gate voltage under alternating pulses of current with current density J 
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Fig. 4.1 Measured gate voltage due to application of constant bipolar current pulse of 
current density J = +/- 50 mA/cm2.  
4.3 Complete Evolution of Oxide Degradation Stages 
In this section, bipolar current stressing was performed and its complete 
evolution in post-QB was observed and analyzed. A comparison of the charge-to-
quasibreakdown QQB for both bipolar and unipolar current stressing is also performed 
and an area dependency which was not reported previously was also investigated. The 
full characterization of quasi-breakdown into 2 stages – recoverable and 
unrecoverable QB, is reported as well. 
Comprehensive study of the characteristics of gate voltage and I-V 
characteristics at the quasi-breakdown regime suggests that there are at least 2 
different stages within the quasi-breakdown. Fig. 4.2 shows the complete evolution of 
gate voltage under bipolar constant current stress till complete breakdown. It is 
observed that within quasi-breakdown, there are 2 distinct stages characterized by its 
electrical recoverability – recoverable and unrecoverable QB.  In recoverable QB, the 
gate voltage is recovered to its pre-QB values at the application of the next reverse 
bias current pulse. This electrical recovery is only temporary and gate voltage 
 
 
































Fig. 4.2 Complete evolution of oxide degradation for thin oxide (TOX = 45 Å) under bipolar 
constant current stress ( J = +/- 10 mA/cm2 ). It can be observed that within QB there are 2 
stages – recoverable and unrecoverable QB. (n-MOSFET, W/L = 10/0.2 µm) 
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Fig. 4.3 I-V characteristics of oxides at various stages of stressing conditions – fresh, 
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constantly falls back to its post-QB values under continuous stressing. This results in 
a highly fluctuating gate voltage as observed in Fig. 4.2. In contrast, further stressing 
results in unrecoverable QB with a relatively stable gate voltage under bipolar current 
stressing. At this stage, no electrical recovery is observed and gate voltage is very 
stable, similar to complete breakdown but with much lower gate leakage current as 
shown by the higher voltage attained for unrecoverable QB. Fig. 4.3 shows the 
associated I-V curves at the various stages of degradation. At recoverable QB, I-V 
characteristics are constantly changing due to electrical recovery. From Fig. 4.3, it can 
be observed that gate leakage at recoverable QB is highly asymmetrical for positive 
and negative gate bias. In contrast, unrecoverable QB shows very stable and 
symmetrical I-V with higher leakage current at low field. Nevertheless, the I-V 
characteristics for unrecoverable QB is still orders of magnitude smaller than 
complete breakdown and can be easily distinguished as a separate stage within quasi-
breakdown.  
The characterization of quasi-breakdown into 2 distinct stages is further 
supported by the disparate response to thermal annealing. This will be covered in 
greater details in section 4.8 and in Chapter 5: Effect of Bias and Thermal Annealing 
on Quasi-breakdown and its Mechanism Study. 
4.3.1 Trap generation in thin gate oxides 
Since trap generation under electrical stress leads to oxide degradation, an 
understanding of the mechanism and its field dependencies would be critical to the 
total understanding of gate oxide reliability and in particular, QB. Various techniques 
are currently available to monitor trap generation. Among the more popular ones are 
charge pumping technique, direct-current current-voltage (DCIV) method and quasi-
static C-V measurement. Due to its ease of use and accuracy, only the DCIV 
technique is used in this study. 
4.4 Trap Generation and Fluence dependency 
Figure 4.4 shows the peak recombination base current IB,max versus charge 
fluence for different sample areas and stressing current density. The oxide is stressed 
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till QB using constant current stress (CCS). Since interface traps are proportional to 
the recombination current IB, it can be observed that prior to quasi-breakdown (QB), 
interface traps increase monotonically with the square root of charge fluence Q0.52. At 
the onset of QB, IB,max saturates without any further increase. The value of the power 
exponent ~ 0.52 is similar to reported values and is consistent for the whole range of 
charge fluence till QB. There is also no difference for small and big channel area 
samples with the same power exponent of 0.52 observed for both large and small area 
samples.   







Channel Area : 10x0.5 µm2
 J=20 mA/cm2
 J=50 













Fig. 4.4 Peak recombination current IB,max versus charge fluence for stressing till quasi-
breakdown. Since peak IB,max is proportional to interface trap, it can be observed that interface 
trap density is proportional to charge fluence Q 0.52 independent of channel area and stressing 
current density.  
Figure 4.5 shows the evolution of voltage shift of IB,max, VGB, which is 
proportional to the oxide trap density till quasi-breakdown under different CCS. 
Unlike interface trap generation, it can be observed that the oxide traps density has 
two different fluence dependencies. In the early stages, oxide trap density NOT is 
proportional to fluence Q0.043. As stressing is continued, oxide trap increases after 100 
C/cm2 and follows another relation NOT α Q0.31. The gradient discontinuity can be 
interpreted as corresponding to the critical fluence whereby oxide trap generation 
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changes mechanism. The negative voltage shift of IB,max shows hole trapping or 
acceptor-like oxide trap formations. Holes, are generally believed to be trapped at E’ 
center which originates from an oxygen vacancy. The E’ center is a form of trivalent 
Si defect that results from the breaking of oxygen-deficient Si-Si strained bonds 
situated close to the Si-SiO2 interface. Most literatures report a Q1/3 dependencies 
which is very close to the second stage of stressing. This change in generation rates 
for bulk traps will be further discussed in section 4.6.  
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Fig. 4.5 Voltage shift of peak IB,max, VGB versus charge fluence. Since oxide trap density is 
proportional to VGB, it can be observed that oxide trap density can be divided into 2 region. At 
charge fluence < 100 C/cm2, oxide trap is proportional to Q0.043 while beyond, oxide trap is 
proportional to Q0.31. 
The results on charge trapping under constant voltage stress, within the oxide 
bulk and at the interface prior to QB, at onset of QB and post-QB is summarized in 
Fig. 4.6. In this case, constant voltage stress is used for electrical stressing. It can be 
observed that prior to QB, both interfacial and bulk traps are increasing monotonically 
with stress fluency. At onset and post-QB, however, interface traps increases 
marginally, remaining almost constant while bulk traps, as reflected by ∆VGB, shows a 
significant reduction till complete BD. 
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 ∆VGB α Bulk Traps NOT
 
Fig. 4.6 Trap generation under constant voltage stressing. Oxide trap NOT is proportional to 
Q0.18 while interface trap NIT is proportional to Q0.27. (p-MOSFET, W/L=10/1 µm, Vstress = 6.8 
V) 
4.5 Critical level of trap density at onset of QB 
Since trap generation has been linked to quasi-breakdown, a critical level of 
traps is expected at the onset of QB. Guan et al. have reported a constant critical level 
of interface traps at onset of QB showing good correlation between interface traps and 
oxide quasi-breakdown [4.9]. Fig. 4.7 shows the level of voltage shift (proportional to 
oxide trap density) at onset of QB for various electric field conditions. As the channel 
area of samples increases, oxide trap density is also higher, consistent with the area 
dependencies of the oxide trap generation mechanism. Both large and small samples 
show the same field dependency for oxide trap density and an increase in gate voltage 
(electric field) also results in higher oxide traps. This is unexpected as it shows no 
constant critical level of traps at onset of quasi-breakdown. Although statistical 
variation is expected, a general trend can be observed whereby there is an increasing 
oxide trap density as electric field is increased showing that the positive field 
dependency to critical oxide trap at QB is not coincidental.  
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Fig. 4.7 Critical level of oxide trap at onset of quasi-breakdown for different channel area as 
shown. Oxides are stressed till QB using CVS at different gate bias. It can be observed that 
bulk traps as reflected by ∆VGB at onset of QB increase with gate bias, without a single 
constant level expected for critical bulk defects for percolation model. 
Using stress-induced leakage current (SILC) as a monitor of bulk traps, Guan 
et al. have similarly shown that SILC at onset of QB is not constant but increases with 
gate current density [4.9]. The results are similar to what is observed here, with 
varying trapped charges observed at onset of QB. The results imply that bulk traps 
does not reach a constant critical level at onset of QB.   
Figure 4.8 shows the level of interface traps at onset of quasi-breakdown. 
Consistent with the data reported in [4.9], a constant level of interface traps was 
observed at quasi-breakdown for small and large area samples with channel area from 
2.5 to 400 µm2. This is comparable to the sample area used by Guan et al. which is 25 
µm2. When sample area used is small, a larger variation in the recombination current 
at onset of QB is observed, due mainly to the low level of recombination current at 
QB.  Nevertheless, a constant level of recombination current was observed at onset of 
QB for different negative gate bias from -6.4 to -7.2 V (corresponds to more than one 
order of magnitude difference in gate current density).  
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Fig. 4.8 Critical level of interface traps at onset of quasi-breakdown for different channel 
area. Oxides are stressed to QB using CVS at different gate bias. It can be observed that a 
constant level of interfacial traps is obtained irrespective of stressing gate bias. Similar results 
have already been reported in [4.9] 
4.6 Field and Area Dependency at QB 
For large area samples (~ 400 µm2) a field dependency is observed for 
interface traps density at onset of QB as shown in Fig. 4.8. This lack of a constant 
critical level of interface traps and oxide bulk traps for large area samples at QB 
shows that critical interface trap density may actually have a field dependency but is 
masked for small area samples. From Fig. 4.5, it can be observed that oxide bulk traps 
generation has a kink after about 100 C/cm2 of stressing fluence. In the initial stage of 
electrical stressing, oxide bulk trap generation is relatively slower at ∆NOT α Q0..043. 
As stressing proceeds beyond 100 C/cm2, it is observed that oxide bulk trap 
generation changes to a faster rate of  ∆NOT α Q0.31. The result suggests that two 
different types of oxide bulk traps may be formed. Fig. 4.9 shows the bulk trap 
generation for different stressing current density. At higher stressing current density, 
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~ 0.18 V 
(C)  Jstress = 20 mA/cm2 
 























~ 0.19 V 
Fig. 4.9 Voltage shift of peak IB versus stress fluence for different stressing current density 
(a) Jstress = 0.5 mA/cm2  (b) Jstress = 2 mA/cm2  (c) Jstress = 20 mA/cm2. It can be observed that 2 
stages exist for bulk trap generation under CCS. The crossover point is highly dependent on 
the magnitude of the constant current stress. In the initial stage, bulk trap generation is much 
slower and highly dependent on gate bias. In the second stage, trap generation is much faster 
and total traps generated as reflected by the magnitude of voltage shifts appear to be 
independent of gate bias.  
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of oxide trap generation remains relatively constant in terms of absolute voltage shift. 
As such, the field dependencies of critical bulk trap at onset of QB can be explained 
by the field dependencies of the initial bulk trap generation.  
The second phase of oxide bulk trap generated is on the other hand, relatively 
constant at onset of QB. We speculate that it is this second phase of oxide traps that is 
responsible for QB and hence a constant critical level of oxide bulk traps will be 
observed at onset of QB after subtracting the effect of the initial oxide bulk traps. The 
results observed here, show that for both interfacial traps and oxide bulk traps, a 
constant critical value of traps at QB exists. In the case of interfacial traps, small and 
large area samples show distinctly, a constant level of interface trap at onset of QB. 
On the other hand, bulk traps also show a constant level, as shown by the constant 
voltage shift in the second stage of bulk trap generation. The results show 
conclusively that both a critical level of bulk and interface traps are observed at QB 
and the results cannot be used as conclusive evidences for interface-damage 
mechanism nor for linked defect path as in percolation model. 
 
4.7 Comparison of QQB for bipolar and unipolar current 
stressing.  
Figure 4.10 shows the charge-to-QB (QQB) for various current stressing mode 
using small channel area. It can be observed that in small channel area samples (< 3 
µm2), bipolar current stressing results in QQB which is orders of magnitude lower than 
that for negative and positive gate injection. Compared to unipolar current stressing, 
bipolar current stressing results in QQB which is slightly less than 1 order of 
magnitude lower. This difference is consistent and occurs throughout the whole range 
of current densities used. It was also observed that unipolar gate and substrate 
injection gave almost similar QQB as opposed to differing values in larger channel 
area. While there is significant spread in the QQB of unipolar current injection, it is 
observed that bipolar current injection results in very consistent QQB. The disparity in 
QBD results for bipolar and unipolar stressing are consistent with those obtained by 
Wang et al. using device area of 25 µm2, who also observed lifetime decrement for 
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Fig. 4.10 Charge to quasi-breakdown for small channel area (< 3 µm2) using various mode of 
constant current stress with different polarity injection, including unipolar and bipolar CCS. It 
can be observed that bipolar stressing results in much lower QQB for the same fluence as 
compared to unipolar stressing. Each point (differentiated by sample area) is obtained from 5-
10 samples with QQB (63% values) corresponding to the zero level in the Weibull distribution.   
 
Figure 4.11 shows the charge-to-QB, QQB for large area samples. The channel 
area used here is about 100 times bigger than that of the small sample area and shows 
the extremity in area dependency. Unlike the QQB for small channel area, large 
channel area samples demonstrate a QQB which is almost similar for both bipolar and 
unipolar gate injection current stressing. In this case, it was observed that unipolar 
substrate current stressing results in higher QQB which is order of magnitude higher 
than both bipolar and gate stressing. This is consistent with data reported in the 
literatures [4.13],[4.20]. In this case, gate injection appears to be the dominant 
breakdown mechanism which is correlated with the observation that in all the bipolar 
stressing breakdown at the negative current pulse first. For the same current density 
stress, bipolar stressing results in almost the same QQB as for negative gate bias CCS.  
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Fig. 4.11 Charge to quasi-breakdown for big channel area (~100 µm2) using various mode of 
constant current injection.  For large area samples, gate injection unipolar stress results in 
significantly lower QQB compared to substrate injection. Bipolar stressing for large samples 
also has low QQB and appears to be limited by the low QQB for gate injection under negative 
gate bias. Results are similar to [4.13]. Each point is obtained from 5-10 samples with QQB 
(63% values) corresponding to the zero level in the Weibull distribution. 
The QQB studies show some very interesting results between small and large 
channel area samples. In small channel area samples, bipolar current stressing results 
in smaller QQB than both unipolar gate and substrate current injection while in large 
area samples, bipolar QQB is dominated by gate current injection. One possible 
explanation for lower bipolar QQB in small samples is the good spatial correlation 
between the traps generated by substrate and gate injection. A perfect spatial 
correlation will result in halving of the unipolar QQB for bipolar QQB. In the case of 
small area samples, we observed that bipolar QQB is less than half of that for unipolar 
current stressing. The enhanced degradation suggests that in addition to good spatial 
correlation, there are also enhanced trap generation at the potential QB spot leading to 
a bipolar QQB which is far lower than the combinational effect of substrate and gate 
injection.  
In the case of big area samples, quasi-breakdown (QB) appears to be 
dominated by the effect of trap generation from gate injection. This is obvious 
comparing the different magnitude of QQB for substrate and gate injection. The lower 
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QQB from unipolar negative gate voltage stress (gate injection) is well documented 
and consistent with other data reported [4.12],[4.13],[4.21]. The result for big samples 
suggests that in big channel area samples, trap generation due to substrate and gate 
injection stressing do not have good spatial correlation, resulting in almost 
independent degradation from both interface with gate current stressing dominating 
the degradation process. 
4.8 Carrier Separation Results 
Figure 4.12 shows the carrier separation measurement for an unstressed p-
MOSFET. For gate voltage |Vg|> 4.5V, well current Iw starts to increase due to F-N 
conduction of valence band electron injection from the gate. The onset of the rise in 
gate and well current corresponds to the valence band barrier height (~ 4.3 eV) and 
shows that gate current at high field is due to valence-band electron injection from the 
p+ gate. Above |Vg| > 5V,  hole current as shown by source current Is changes the 
sign, showing onset of impact ionization which results in increased electron-hole pair 







      (4.1) 
where γ is the impact ionization or quantum yield factor and is almost unity.  

























Gate Voltage (V)  
Fig. 4.12 Carrier separation measurement showing gate, source and substrate current 
component at fresh, unstressed state. (p-MSOFET, Tox = 45 Å, W/L = 10/0.5 µm) 
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Figure 4.13 shows the carrier separation measurement at onset of QB under 
low stressing current density (Jstress = 10 mA/cm2) CCS conditions. It can be observed 
that at onset of QB, gate current increases at low field resulting in significant leakage 
current. For |Vg|> 3 V and below 5.5 V, both well and gate current are almost equal IW 
≈ Ig showing that there is minimal impact ionization. At the same time, hole current is 
observed but this is not dominant. Above Vg > 5.5 V, hole current reverses the sign 
due to significant impact ionization of the injection electron and excessive holes 
generated are removed from the source through the external ground. Studies have 
reported the dominance of hole conduction [4.22] at QB but have not reported that of 
electron dominance in the initial stage of QB. Fig. 4.14 shows the carrier separation 
measurement after additional post-QB fluency of 38 C/cm2. At this stage, hole current 
from substrate dominates and is far higher than the electron current even at low field. 
The gate leakage current Ig = Is at both low and high field showing that gate leakage 
current is due primarily to the hole direct tunneling (DT) from substrate. This 
conforms to the result of other studies [4.22] and is the commonly observed 
phenomenon. It was observed from bias anneal studies that the oxides are still in 



























Fig. 4.13 Carrier separation measurement at onset of QB, which is attained after 222C/cm2 of 
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Fig. 4.14 Carrier separation measurement after post-QB stress (additional electron fluency of 
38 C/cm2) within recoverable QB stage. Sample used is the same as Fig. 4.12 
recoverable QB at this stage. Using carrier separation, Uno et al. have also shown 
similar results for the initial stage recoverable QB  where electrons are dominant as 
shown in Fig. 4.13 with slight hole component [4.23]. Calling it Pre-breakdown 
(PreBD), this phenomenon is clearly distinguished from SILC which only contains an 
electron tunneling component.  
Figure 4.15 shows the carrier separation measurement of an oxide when 
stressed till unrecoverable QB. It can be observed that the leakage current of source, 
well and gate are all very similar to that of Fig. 4.14 in the recoverable QB stage. Hole 
and electron leakage current as shown by source IS and well IW current respectively 
are much higher even at low field as compared to that in the recoverable QB but 
otherwise retain its general shape. Moreover, it can be observed that hole DT current 
starts to rise at gate voltage Vg = 0 V whereas electron DT current appears only at Vg 
≈ 1 V, corresponding to the field necessary to raise the valence band in the p+ gate 
above the conduction band of the n+ substrate (≈ Si bandgap barrier of 1.12 eV for a 
p+ gate/p-MOSFET/n+ well). 
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Fig. 4.15 Carrier separation measurement after post-QB stress but stressed to unrecoverable 
QB  ( p-MOSFET, Tox = 45 Å, W/L = 10/1 µm, Jstress = 10 mA/cm2 ) 
 To determine the mode of carrier transport across the gate oxide, the impact 
ionization quantum yield γ can be used to determine the energy of the injected 
electron at the SiO2/Si interface [4.7],[4.24]. However since the method measures the 
impact ionization quantum yield, it is applicable only in the high electric field, which 
narrows its applications to high field analysis. Fig. 4.16 shows the quantum yield γ 
versus gate voltage for fresh, QB and post-QB states. At the unstressed state, it can be 
observed that significant impact ionization occurs for |Vg| > 5 V with unity quantum 
yield γ ≈ 1. At onset of QB, quantum yield γ drops at low field due primarily to 
increase in electron current without corresponding increase in impact ionization.  
 Above |Vg| >5 V, quantum yield γ starts to increase but is still significantly 
lower than that of unstressed state. Since quantum yield of impact ionization γ is 
strongly dependent on electron energy, it is possible to calculate any energy loss of 
the electron during the transport across the gate oxide by correlating the quantum 
yield at fresh and QB state. From Fig. 4.16, it can be observed that the quantum yield 
at QB is much lower than that of unstressed state at the same gate voltage. The results 
suggest that there is significant energy loss for electron during transport across the 
gate oxide at onset of QB. 
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Fig. 4.16 Experimental quantum yield as a function of gate voltage and resulting electron 
energy for unstressed gate oxides and post-QB oxides as shown inset. 
4.9 F-N and Direct Tunneling Modeling Equations  
Using carrier separation, it was observed that the hole and electron current-
voltage (I-V) curves have distinctively different shapes at QB and post-QB. While 
most studies have attempted to model the gate leakage current, it may be more 
appropriate to model the substrate and well current since gate leakage current is a sum 
of these two components at low field.  
4.9.1 Electron Leakage Current  
In the case of p-MOSFET under inversion conditions, electron conduction 
monitored through well current was observed to be parallel to the fresh Fowler-
Nordheim (F-N) I-V curves. Fig. 4.17 shows the electron current (well current Iwell ) 
for p-MOSFET under inversion at fresh and at onset of QB. Due to charge trapping 
within the gate dielectrics, the electric field within the gate dielectric is modified. At 
QB, a critical level of charge trapping within the dielectric anode is reached and this is 
emulated by the term Vshift. In this case, Vshift represents the modification of electric 
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field within the silicon dioxides, due to hole trapping at the anode at the onset of QB.  
Using various parallel shift, a best fit was observed for Vshift = 2.2 V when applied to 
fresh F-N current and fitted to the well current at QB. The term LDR (localized 
damage region) model was invoked to represent charge trapping resulting in quasi-
oxide damage at the anode. This results in a modification of the electric field within 
the gate dielectrics and is similar to adding an additional Vshift term to the dielectric 
internal electric field. Varying the energy barrier φB and oxide thickness Tox did not 
give a well-fitting curve to the electron current at QB. The effective F-N tunneling 
current can then be modeled using the classical F-N tunneling equation as shown in 















































  (4.2) 
 Although most of the electron current at QB can be fitted using this method 
with the appropriate Vshift, it was also observed that certain electron current have I-V 
characteristics similar to that as shown in Fig. 4.18 at QB which is not amenable to 
fitting using the F-N tunneling equation. Using further stressing, it was observed that 
electron current can be recovered to I-V characteristics that can be easily fitted with 
the F-N tunneling current equation (4.2) with an appropriate Vshift. This recovery in 
well current due to continual stressing is slightly dissimilar to the recovery observed 
using reverse bias anneal. One significant difference is the magnitude of reduction in 
leakage current. In the case of reverse bias annealing, almost complete recovery to 
SILC is observed using low reverse bias fluence (~ 2.4 C/cm2) while continual 
stressing did not result in significant reduction in leakage current even after high 
stress fluence (~ 238 C/cm2). The recovery to F-N like conduction after post-QB 
continual stressing can be explained by electron compensation of deep level trapped 
holes resulting in a graded level of trap energy which revert the oxide back to F-N 
dependence direct tunneling of electrons. 
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Fig. 4.17 Carrier separation for well current component at fresh and onset of  QB state. F-N 
current is simulated using (3.5) with varying energy barrier, oxide thickness and electric field 
shift. Good fit observed for experimental Iwell and F-N current using electric field shift Vshift  = 
2.2 V. 























Fig. 4.18 Evolution of well current component for post-QB stage under continual stressing. 
Good fit observed for well current component with simulated F-N tunneling current. (Tox = 45 
Å, W/L = 10/0.7 µm, p-MOSFET) 
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4.9.2 Hole dominance leakage current after QB 
At subsequent stages of QB, hole dominance over electron become the main 
leakage current component. At this stage, it was observed that hole current at post-QB 
has an I-V characteristic, which can be described by the direct tunneling current 
equation. Fig. 4.19 shows the hole current (source current) for p-MOSFET at post-QB 
where source current has become dominant. Using the direct tunneling equation (4.2), 
it was observed that hole current as shown by source current component can be fitted 
relatively well with the DT modeling current equation as shown in Fig. 4.19 using an 









































  (4.3) 
The result suggests that in the early stage of recoverable QB where electron 
current is dominant, direct tunneling with F-N dependencies occurs while in the 
subsequent stage, direct tunneling (DT) of holes becomes dominant. Based on the   
























Fig. 4.19 Evolution of source current component after QB in hole dominant regime. 
Relatively good fit observed between experimental data at QB and direct tunneling current 
modeling using (3.6). (Tox = 45 Å, W/L = 10/0.7µm, p-MOSFET) 
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simulation fittings, the effective oxide has been reduced by about 18 Å from the initial 
oxide thickness of 45 Å. This is reasonable and is almost similar to the oxide thinning 
parameter used in [4.1]. The results also explain the initial controversy regarding the 
DT model due to the ‘unrealistic’ barrier height used in simulation. Based on best fit, 
a barrier height of 4.2 eV was found [4.25] for post-QB fitting with DT model which 
was rejected as unrealistic. However, it is clear that holes instead of electrons 
governed the subsequent stages of QB and modeling should be performed with holes 
DT current instead of electrons. The results also explain why quasi-breakdown is 
observed predominantly in thin oxides where it is easier to approach the direct 
tunneling thickness regime.  
4.10 Proposed Model for QB Mechanism 
The bipolar stressing experiment in section 4.3 has shown that there exists two 
stages within QB – recoverable and unrecoverable QB. From the thermal and bias 
annealing studies performed [4.26], it has been shown that strong evidences point to 
the possibility that oxide bulk traps lead to QB leakage current. These results will be 
further elaborated in the next chapter. Voltage shift in the DCIV measurement has 
shown that these are positively charged, with strong possibility of holes trapping 
within the oxide. From the carrier separation measurement, it was further shown that 
electron dominance exists in the initial phase followed by hole dominance within 
recoverable QB. Impact ionization quantum yield studies has shown that electron 
energy relaxation occurs during transport across the gate oxide after QB, similar to 
SILC [4.7]. With these cumulative evidences, a simple model of hole trapping at the 
anode is proposed. 
Figure 4.20 shows holes trapping at the anode due to Fowler-Nordheim (F-N) 
electron injection from cathode (gate). F-N electron injection causes impact ionization 
at the SiO2/Si interface under high electric field resulting in the formation of both 
electrons and holes which are collected at the substrate and source/drain respectively. 
Some holes are injected into the gate oxides and are trapped predominantly near the 
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Fig. 4.20 A schematic drawing of energy band diagram for localized trap region (LTR) 
model. Hole trapping at anode results in distortion of energy band and formation of localized 
trap region (LTR) causing bandgap narrowing near the anode. (a) In initial stage, electron 
conduction by F-N tunneling. (b) Further stressing extends the LTR, resulting in hole direct 
tunneling. Electrons and holes are indicted by solid and open circles, respectively. . 
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suggests that the spatial distribution of the traps is not uniformly distributed across the 
whole oxide but resides predominantly near the SiO2/Si interface as opposed to that of 
percolation model [4.2]. Since stress-induced leakage current (SILC) has also been 
attributed to trapped holes [4.27],[4.28], QB can be considered as a continuation of 
the SILC trapping mechanism with some significant differences : Trapped holes in 
QB exist in sufficient quantities to form a localized trap region, reducing the effective 
oxide thickness and hence allowing carriers to tunnel through by direct tunneling 
(DT). Fig. 4.20 shows the hole and electron transport at onset of QB. Essentially, both 
electrons and holes are transported across the oxide by direct tunneling at onset of 
QB. However due to the graded distribution of trapped holes energy level, it can be 
expected that electron transport will have a modified Fowler-Nordheim (F-N) 
conduction while holes will encounter a primarily direct tunneling conduction.  
Figure 4.21 shows the conduction mechanism at recoverable and 
unrecoverable QB. At onset of QB, which is usually characterized by electrical 
recovery, the localized trap region (LTR) formed by deep hole traps, are mainly 
localized near the anode. At this stage, either electron or hole dominance is possible 
with carrier conduction primarily by direct tunneling and a modified F-N conduction 
mechanism for holes and electrons respectively. Further stressing extends the LTR 
into the oxide eventually linking both the anode and cathode with trapped holes. Once 
this occurs, unrecoverable QB is attained and conduction proceeds by a direct 















(A) Recoverable Quasi-breakdown (QB) 
 









(B) Unrecoverable Quasi-breakdown (QB) 
 
Fig. 4.21 Schematic illustration of evolution of the localized trap region (LTR) formed by 
deep level trapped holes at various stages of QB (A) at onset of QB, within recoverable QB, 
LTR is mainly localized at the anode and conduction proceed by direct tunneling of both 
holes and electrons. (B) at unrecoverable QB, LTR has extended the whole oxide forming a 
direct conduction path. 
 
 




In this chapter, the effect of bipolar current  stressing on quasi-breakdown is 
studied. An area dependency of charge-to-quasibreakdown QQB is observed for 
bipolar stressing and this is attributed to spatial correlation of the trap generation due 
to the different polarity stressing. Using bipolar current stressing, it was further 
observed that quasi-breakdown can be characterized into 2 distinct stages – 
recoverable and unrecoverable QB. In recoverable QB, gate leakage current can be 
recovered to pre-QB level by the application of a reverse bias anneal. In 
unrecoverable QB, no electrical recovery is observed and current-voltage (I-V) 
characteristics are much more stable with higher gate leakage current.  
Using the DCIV measurement technique, trap generation under F-N constant 
current stressing is observed. It was observed that oxide bulk traps have two distinct 
types – field dependent and field independent traps. Trap generation data was also 
found to correlate with reported literature for both interface and the field independent 
oxide bulk trap generation. 
The conduction mechanism at onset of quasi-breakdown (QB) and after 
subsequent post-QB stress was also investigated. It was observed that the post-QB 
leakage current evolves from an electron dominance to hole dominance, all within 
recoverable QB. The electron leakage current at QB can be described by a modified 
Fowler-Nordheim (F-N) relation with electric field lowering due to positive hole 
trapping. On the other hand, the hole leakage current can be very well described with 
a direct tunneling relation. A simple model of hole trapping at the anode is proposed 
and QB occurs due to the formation of a localized trap region (LTR) resulting in 
effective thinning of the gate oxide. Recoverable QB is explained by the localization 
of LTR to the region near the anode, resulting in direct tunneling of both electrons and 
holes. Continual stressing extend the LTR eventually linking the anode and cathode 
forming a direct conduction path and triggering unrecoverable QB. The model is able 
to explain the various phenomena observed so far and is consistent with observations 
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Effect of Bias and Thermal Annealing on Quasi-
breakdown and its Mechanism Study 
5.1 Introduction 
In the previous chapter, the conduction mechanism of oxide after quasi-
breakdown (QB) is studied and modeled. It has been shown that post-QB stages can 
be separated into two distinct stages – recoverable and unrecoverable stages. In this 
chapter, further understanding of the mechanism of QB is sought, using thermal and 
bias annealing responses. While bias annealing studies in SILC and complete 
breakdown are extensive [5.1],[5.2], annealing behavior of post-QB oxides has not 
been well studied. Xu et al. have shown that annealing at 250oC reduces interface 
traps significantly but with little reduction in SILC leakage current. Instead, reduction 
in SILC leakage current at higher temperature annealing (400oC) is well correlated to 
oxide bulk traps reduction [5.3]. In the case of post-QB oxides, both interface traps 
and QB leakage current appear to reduce simultaneously at low temperature anneal 
(250oC). While the study gives crucial insights to the annealing behavior of post-QB 
oxides, it is difficult to conclude on the roles of bulk and interface traps in post-QB 
oxides based on the evidences presented so far.  
By using bias and thermal annealing of post-QB oxides together with trap 
measurements, this study attempts to clarify the relationships of the various traps to 
QB and its underlying mechanism. It was observed from reverse bias annealing 
experiment at room temperature that oxide bulk traps instead of interface traps, bear a 
closer correspondence to QB leakage current. As discussed in Chapter 3, post-QB can 
be distinguished into two phases – recoverable and unrecoverable QB. This is also 
observed using thermal annealing studies with disparate responses observed for the 
two stages. At the oxide thickness regime of 45 Å, it was observed that hole trapping 
predominates in the wearout stage. The studies provide strong supporting evidences 
that trapped holes contribute significantly to QB in thin oxides. At the same time, a 
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leakage path extending through the whole oxide thickness at initial QB is questionable 
since only reverse bias annealing reduces the QB leakage current, while the same 
polarity bias anneal further degrades it.   
The organization of this chapter is as follows. Section 5.2 describes the device 
structures and experimental setup while Section 5.3 characterizes the annealing 
behavior of post-QB oxides under thermal and electrical bias anneal. Section 5.4 
discusses the annealing mechanism in post-QB and proposes a hole trapping model 
with the formation of a localized trap region (LTR) to explain the various phenomena 
observed so far. Using this model, it is shown that both thermal anneal and bias 
anneal will result in a reduction of the LTR leading to electric recovery. However, the 
oxide traps induced under electric stress are not truly annealed out and recovery is 
only temporary. Finally, Section 5.5 concludes with a summary of the main 
experimental findings and conduction mechanism for QB. 
5.2 Device and Experimental Setup 
The devices and experimental setup for DCIV measurements are similar to 
previous chapter 3 (refer to section 3.1.1). The devices used in this experiment consist 
of p-MOSFET with channel area from 5-10 µm2 and gate oxide thickness of 45 Å. All 
carrier separation measurements were carried under inversion conditions so that there 
are very little majority carrier resulting in almost negligible recombination within the 
space charge region. Under such conditions in a p-MOSFET, the source current IS 
measures the hole current while the substrate or well current IW measures the electron 
current. In subsequent experiments, the drain is not connected and left open as in the 
setup of previous chapter. For electrical stressing, Fowler-Nordheim (F-N) constant 
current stressing was performed with stress current density ranging from 20 mA/cm2 
to 100 mA/cm2 on p-MOSFETs of varying channel area. Fig. 5.1 shows the 
experimental setup for the electrical bias annealing experiment. Carrier separation 
under inversion conditions [5.7] is performed at constant interval while negative gate 
polarity stressing using F-N carrier injection at constant current density was used to 
electrically stress the oxide till QB. At onset of QB, gate polarity is reversed for 
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reverse bias annealing. All measurements are carried out using the HP 4155B 
parameter analyzer.  
 

















Fig. 5.1 Schematic illustration of carrier separation measurement setup for electrical bias 
annealing experiment. 
To decouple the effect of electrical and thermal annealing, bias annealing is 
carried out at room temperature using the above setup while thermal annealing is 
carried out at elevated temperature. In the case of bias annealing, continual same 
polarity stress after onset of QB is considered as one form of bias annealing. In 
contrast, reverse bias annealing, refers to the application of a reverse gate bias stress 
to that of the original stress bias.  
Post-QB thermal annealing is also studied by subjecting various samples at 
onset of QB or post-QB to high temperature annealing ranging from 150oC to 350oC 
for a period of 10 mins. Isothermal annealing was carried out in a N2 ambient in a 
conventional horizontal furnace under high nitrogen (N2) flow without electrical bias.    
5.3 Characteristics of Electrical Recovery under Bias and 
Thermal Annealing 
This section examines the effect of electrical bias and thermal anneal on post-
QB oxides. Both DCIV and carrier separation measurements are carried out at 
successive log-time interval to monitor the traps evolution and leakage conduction 
mechanism respectively. 
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5.3.1 Bias Annealing of post-QB oxides 
Figure 5.2 shows the evolution of the gate voltage after QB under continual 
constant current stress (CCS). CCS is used instead of CVS to limit the thermal effect 
due to current runaway at the onset of QB. A switching behavior can be observed with 
multiple stable voltages after QB. This is similar to that reported by Miranda et al. 
who have ascribed this behavior to the modulation of multiple conducting spots 
[5.8],[5.9]. It can be observed that gate voltage constantly fluctuates with momentary 
recovery to higher gate voltage although no full electrical recovery is observed.  





















Fig. 5.2 Evolution of gate voltage under constant current stress till QB and post –QB 
positive bias annealing. (p-MSOFET, Tox = 45 Å, W/L = 10/0.5 µm, Jstress = 50 mA/cm2) 
Continuous current stressing after onset of QB also shows that there are no 
changes in both the interface and bulk traps as shown in Fig. 5.3 and Fig. 5.4. The 
DCIV spectra overlaps after QB and this may be attributed to current channeling after 
QB. Positive bias annealing as shown by the continual gate current stress has 
momentary recovery in gate voltage but cannot recover the QB leakage current to pre-
QB level. This will be contrasted with negative or reverse bias annealing whereby 
partial to almost full electrical recovery is observed. 
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Fig. 5.3 DCIV spectra of p-MOSFET for Fig. 5.2, with stressing till QB and post-QB. 
After onset of QB, it can be observed that the recombination current, IB spectra overlaps with 
subsequent decrease in the peak amplitude of IB accompanied by a slight shift  of VGB for 
peak IB to the right. (p-MSOFET, Tox = 45 Å, W/L = 10/0.5 µm, Jstress = 50 mA/cm2) 























 Bulk Traps NOT
 
Fig. 5.4 Quantitative DCIV spectra measurement showing IB, max and ∆VGB versus injected 
fluencies. Bulk and interface trap after QB show no further increment. (p-MOSFET, Tox = 45 
Å, W/L = 10/0.7 µm, Jstress = 50 mA/cm2) 
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5.3.2 Reverse Bias Annealing after QB 
The effect of reverse bias annealing on oxides stressed to QB using charge fluency 
of 142 C/cm2 is shown in Fig. 5.5. Oxide was stressed till QB using CCS with current 
density of -100 mA/cm2 (gate injection). At onset of QB, a reverse bias CCS of 
density 5 mA/cm2 was immediately applied. Under reverse bias CCS, it can be 
observed that gate voltage shows initial fluctuation which are symptoms of QB. 
However, it recovered very quickly to a stable gate voltage equal to its pre-stressed 
voltage.   
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Fig. 5.5 Evolution of gate voltage under constant current stressing. At QB, reverse bias 
current Jrev = 5 mA/cm2 is applied. (pMOSFET, Tox = 45 Å, W/L = 10/0.25 µm, Jstress = 100 
mA/cm2)  
Figure 5.6 shows the post-QB I-V characteristics as well as those after various 
reverse bias annealing time. The reduction of post-QB gate leakage current at high 
gate voltage increases with the annealing time, till it matches the fresh state when 
additional 2.5 C/cm2 of reverse bias fluency is applied. This behavior is quite different 
from the positive bias annealing and shows that QB states can be annealed using 
reverse electric bias. This electric annealing effect is independent of the stressing 
polarity and the same effect is also observed when a positive gate bias stress is 
applied, followed by a reverse negative gate bias anneal.  
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Fig. 5.6 Associated I-V characteristics of oxide at various stages of electrical stressing as 
shown inset. Reverse bias anneal applied after onset of QB. It can be seen that gate leakage 
recovers back to fresh after 500 s of reverse bias anneal. Sample used is the same as Fig. 5.5.  
 In order to further understand the evolution of trap generation during bias 
annealing, DCIV measurements are taken prior to and after reverse bias anneal. Fig. 
5.7 shows the DCIV spectra of p-MOSFET stressed to QB using constant current 
stressing. QB was attained at fluency of 70 C/cm2. Further additional positive bias 
stressing results in insignificant changes to interface and bulk traps as shown by the 
overlapping of DCIV spectra. Upon application of a reverse bias, DCIV spectra shift 
positively by about 0.1 V, showing a decrease in oxide bulk traps while the magnitude 
of the base recombination current IB remains almost constant. Since the peak of IB is 
proportional to interface traps, it can be inferred that reverse bias reduces the oxide 
bulk traps but not the interface traps. It can also be observed that a short application of 
the reverse bias accounts for a significant positive shift in the gate voltage for the 
DCIV spectra. Subsequent reverse bias annealing beyond 15 s results in very minor 
voltage shift till almost the same measured value at initial fresh state.  
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Fig. 5.7 DCIV spectra for p-MOSFET oxide at various stages of electrical stressing. The 
sample used is the same as Fig. 5.8. 
 Figures 5.8 shows the associated I-V characteristics for the samples monitored 
for its traps using DCIV in Fig. 5.7. It can be seen that post-QB gate leakage reduces 
significantly after reverse bias annealing for 15 s. A direct correspondence of 
reduction in bulk traps at reverse bias anneals and post-QB gate leakage current 
reduction under reverse bias annealing was observed. Fig. 5.9 shows the change in IB 
(which reflects the interface traps) and voltage shift of peak IB (which reflects the 
oxide bulk traps) at onset of QB and post-QB with application of reverse bias anneal. 
It can be observed that with the application of a reverse bias anneal, gate leakage 
current recovers to SILC states (Refer to Fig. 5.8 ), together with the recovery of 
oxide bulk traps to almost its fresh level. The results suggest that QB leakage current 
can be attributed to oxide bulk traps instead of interface traps as first suggested by  
Guan et al. [5.10]. The discrepancies may be attributable to the methods of measuring 
the traps. In the case of [5.10], an indirect measurement of oxide traps using the ∆Jg/Jg 
which tends to probe the region closer to the injecting cathode, may have introduced 
the discrepancies.  
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Fig. 5.8 Associated I-V characteristics at various stages of constant current stressing. 
After quasi-breakdown is attained, same polarity stressing is continued before application of a 
reverse bias stress. Gate leakage current after application of reverse bias shows reduction till 
SILC level. (Tox = 45 Å, W/L = 10/0.5 µm, p-MOSFET). 
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Fig. 5.9 Quantitative DCIV spectra measurement at various stages of current stressing. 
Peak recombination current IB is related to interface traps while the lateral shift of peak IB is 
related to oxide bulk traps. At reverse bias anneal, oxide bulk traps recover to initial values at 
fresh state while interface traps remains unchanged.  
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Figure 5.10 shows the successive cycle of bipolar stressing and bias anneal 
prior to and after QB. Before QB, both positive and negative gate polarity stressing 
results in a relatively stable gate voltage under constant current stressing. Post-QB 
oxides however show large fluctuation in the gate voltage for both positive and 
negative gate polarity stressing. Moreover, it was observed that bias annealing did not 
truly anneal out the bulk traps but merely deactivates it with rebound of QB observed, 
as shown by the large leakage current (as indicated by the low gate voltage) observed 
at the next successive reverse bias stressing due to reactivation of the oxide bulk traps.  






















Fig. 5.10 Variation of gate voltage under bipolar constant current density Jstress = +/- 10 
mA/cm2 at pre-QB and post-QB with successive alternating stressing and bias annealing. (Tox 
= 45Å, W/L = 10/0.2 µm, n-MOSFET) 
5.3.3 Thermal Annealing after QB 
In Chapter 4, it has been shown that there exist two stages within QB 
characterized by their electrical recoverability. As such, the thermal annealing 
experiment will be conducted on post-QB oxides at both the electrical recoverable and 
unrecoverable stages. Fig. 5.11 shows the DCIV spectra of oxide stressed to QB 
(recoverable) and subjected to successive different temperature annealing.  
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Recoverable QB stage is attained by stressing with a low current density and 
by stopping electrical stress immediately upon QB. It can be observed that increasing 
temperature anneal results in lowering of both oxide bulk and interface traps as shown 
by the progressive left shift and lowering of peak amplitude of the base recombination 
current IB respectively. From the DCIV spectra, it can be observed that the locus of 
the recombination current IB maxima, is shifted positively upon application of 
successive thermal annealing. Irrespective of the annealing temperature, the locus of 
the post-anneal samples follows a similar locus as that of pre-QB oxide but with a 
positive shift of about 0.05 V. The results suggest that there is a fast transient 
component of either positive trap de-trapping or negative charge generation under 
thermal annealing for the temperature range used here: 150oC to 350oC. Since there is 
no electrical bias during the thermal annealing, additional negative charge generation 
seems unlikely, hence suggesting that positive charge inherent in post-QB oxides de-
trap easily under a thermal anneal above 150oC. Unlike bias annealing, no significant 
changes in the gate leakage current was observed for thermal annealing till 250oC as 



























Fig. 5.11 DCIV spectra of p-MOSFET stressed to QB. Post-QB thermal annealing 
performed at various temperatures as shown inset. The thin line linking up the maxima of the 
IB spectra reflects the level of oxide bulk traps during SILC while the thick line reflect bulk 
trap level due to the thermal annealing. It can be observed that thermal anneal results in both a 
positive shift in the spectra and reduction in the maxima of IB showing reduction in interface 
traps and bulk traps.(Tox = 45 Å, Jstress = 50 mA/cm2, W/L = 10/1.0 µm, p-MOSFET).  
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shown in Fig. 5.12. Beyond 250oC, gate leakage current is further enhanced resulting 
in complete breakdown after thermal annealing at 400oC. Between 250oC to 350oC, it 
can be observed that gate leakage current first increases at low field and then 
subsequently reduces. This will be further discussed in section 5.4.1. The disparate 
response between thermal annealing and electrical bias annealing is puzzling. In the 
case of thermal annealing, it can be observed that annealing at 400oC results in a right 
shift of the DCIV spectra to almost the pre-stress level. While this reduces the gate 
leakage current in the case of electrical reverse bias anneal, gate leakage current did 
not decrease under thermal annealing conditions. The experimental data as shown in 
Fig. 5.12 does not agree with the data for the first stage of QB as reported by Ang et 
al. [5.11] who showed that there exists two distinct stages in QB, but fits the 
characteristics of the annealing behavior for the second stage of QB. One possibility 
for the difference in behavior although both samples are stressed till onset of QB and 
subjected immediately to thermal annealing, is the instability inherent in the initial 
stage of QB.  














 400οCI g 
(A
)
Gate Voltage (V)  
Fig. 5.12 Gate current leakage current after QB and with post-QB thermal annealing at 
successively higher temperature for 10mins each. (Tox = 45 Å, Jstress = 50 mA/cm2, W/L = 
10/1.0 µm, p-MOSFET). 
Figure 5.13 shows the DCIV spectra for p-MOSFET stressed to QB and 
subjected to a constant thermal annealing temperature of 200oC for increasing 
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duration of annealing time. As compared to Fig. 5.11, it can be observed that the 
effect of constant temperature annealing results mainly in bulk traps reduction as 
shown by the right shift of the DCIV spectra while interface traps are reduced 
marginally. Even then, the voltage shift of the DCIV spectra is still significantly less 
than that for higher temperature. The result shows trap annealing at elevated 
temperature has higher dependencies on annealing temperature rather than annealing 
time. Despite the insignificant changes in trap density, significant effect is observed 
for gate leakage current. 

























Fig. 5.13 DCIV spectra of p-MOSFET stressed to QB. Post-QB thermal annealing carried 
out at 200oC for varying period of annealing durations from 5 mins to 200 mins. (Tox = 45 Å, 
Jstress = 20 mA/cm2, W/L = 10/1.0 µm, p-MOSFET).  
Figures 5.14 – 5.16 shows the carrier separation measurements taken after 
various annealing time at low anneal temperature of 200oC. Fig. 5.14 shows the gate 
leakage current reduction at onset of QB and after thermal annealing at 200oC. Unlike 
the reduction in post-QB gate leakage to its fresh level for electrical bias anneal, 
thermal anneal can only reduce post-QB leakage current by a certain amount, without 
full recovery observed. This result is consistent with experimental result of Okandan 
et al. [5.12] who showed that QB cannot be completely annealed out even at 400oC. It 
is further observed that this final gate leakage current has a profile parallel to the F-N 
leakage current at fresh state.  
 
Chapter 5: Effect of Bias and Thermal Annealing on Quasi-breakdown 
 
98
























Fig. 5.14 Gate leakage current at QB and after post-QB thermal annealing treatment at 
200oC for varying period of time as shown inset. 




























Fig. 5.15 Carrier separation measurement of source current component ( holes current ) for 
p-MOSFET under successive thermal anneal. Sample used is the same as Fig. 5.14 
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Fig. 5.16 Carrier separation measurement of well current component (electron current ) for 
p-MOSFET under inversion conditions after successive thermal anneal. Sample used is the 
same as Fig. 5.14 
From Fig. 5.15, it can be observed that hole current (as shown by source 
current) reduces continuously under increasing annealing duration. With 200 mins of 
thermal annealing at 200oC, source current has virtually been reduced to fresh leakage 
level. Electron current, on the other hand, as shown by well/substrate current as 
shown in Fig. 5.16 also reduces continuously with increasing thermal annealing time 
but saturates at a certain level after 45 mins of annealing and does not reduce any 
further even after further annealing till 200 mins. The combined effect of electron and 
hole current is observed in the gate leakage current as shown in Fig. 5.14. With 
progressive annealing at 200oC, gate leakage current changes from a hole dominated 
leakage current to an electron dominated leakage current, with a final saturation level 
as determined by the electron leakage current.  
5.3.4 Recoverable and Unrecoverable QB states 
All previous thermal annealing experiments were conducted on oxide stressed 
to onset of QB and hence are still in the electrical recoverable stage. In the subsequent 
experiment, the thermal response of oxides stressed to unrecoverable QB is observed. 
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Fig. 5.17 - Fig. 5.19 shows the carrier measurement for gate oxides stressed to 
unrecoverable QB and subjected to increasing duration of thermal anneal at 200oC.   
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Fig. 5.17 Gate I-V characteristics for p-MSOFET stressed till unrecoverable QB with post-
QB thermal annealing at 200oC for varying period of durations as shown inset. (Tox = 45 Å, 
Jstress = 50 mA/cm2, W/L = 10/1 µm, p-MOSFET)  
















Fig. 5.18 Carrier separation for source I-V characteristics on the same p-MSOFET used in 
Fig. 5.17 with post-QB thermal annealing treatment.  
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Fig. 5.19 Carrier separation measurement showing substrate I-V characteristics for p-
MOSFET used in Fig. 5.17 with post-QB thermal annealing treatment. 
It can be observed that thermal annealing has no effect on the gate leakage current at 
unrecoverable QB. This response corresponds to that of electrical bias annealing and 
shows that unrecoverable QB is a distinct stage of it own. Moreover, the leakage 
current at unrecoverable QB is very stable unlike recoverable QB with leakage current 
much higher than that of recoverable QB at both low and high field but still 
significantly smaller than complete breakdown.  
Carrier separation measurements also demonstrate an interesting result. As can 
be observed from Fig. 5.18, the magnitude of hole leakage current is significant at low 
field bias from 0 V while that of electron current (as shown by Iw in Fig. 5.19) is 
negligible below Vg < 1V, which corresponds exactly to the Si bandgap barrier above 
which, valence band electron from p+gate can directly tunnel to substrate. 
5.3.5 Combined Annealing Results: Bias and Thermal Anneal  
It is intuitive from the previous discussion and argument that an electric bias 
coupled with thermal anneal may be able to anneal out most of the trapped holes. Fig. 
5.20 shows the I-V characteristics of an oxide subjected to CCS till QB and 
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subsequently to a bias and thermal annealing. It can be seen that the bias anneal 
recover most of the gate leakage current to its pre-QB level while thermal anneal 
results in minor but further reduction in gate leakage till almost fresh, unstressed 
level, consistent with the previous results for separate bias and thermal annealing.  
Fig. 5.21 shows the associated DCIV spectra for both bias and thermal anneal 
performed sequentially. Similar results, as before, such as positive shift in DCIV 
voltage showing bulk traps reduction, charge compensation or charge de- trapping due 
to bias anneal and interface traps reduction under thermal anneal are observed. 
However, even with bias and thermal annealing, the ‘recovered’ oxide goes to QB 
relatively easily showing that no true recovery has occurred as shown in Fig. 5.22. 
The results are almost similar to a post-QB oxide but subjected to reverse bias 
annealing and show that thermal annealing performed under such conditions is unable 
to truly anneal out the underlying traps causing the initial QB.  























Fig. 5.20 Gate leakage current at fresh stage and after electrical stresses. Oxide was 
stressed till onset of QB as shown by initial QB and continual stressing result in QB(2) before 
being subjected to reverse bias and thermal anneal. The ‘recovered’ oxide was then subjected 
to additional electrical stress till second QB as shown by QB(3).  
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Fig. 5.21 Associated DCIV spectra of oxide stressed till QB and subjected to bias and 
thermal anneal. It can be observed that the combined effects of bias and thermal anneal results 
mainly in a positive shift in the DCIV spectra of the post-QB oxide and reduces IB to a lower 
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Fig. 5.22 Evolution of the gate voltage of oxide subjected to CCS till QB as shown in (a) 
and subsequently subjected to bias and thermal anneal. (b) shows the subsequent evolution of 
the gate voltage when the ‘recovered’ oxide is re-subjected to CCS till a second QB.  
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5.4 Discussions for bias and thermal annealing 
In the previous section 5.3.2, Fig. 5.9 shows that it is bulk traps that lead to 
QB leakage current based on reverse bias anneal experiment. Negative voltage shift of 
DCIV spectra shows that the responsible oxide bulk traps have a positive charge, 
showing that hole trapping is predominant. Based on bipolar current stressing, it was 
observed that the reverse bias annealing does not annihilate the defect responsible for 
QB but merely deactivate them. The leakage current reduction under post-QB reverse 
bias annealing can then be explained by the following possible mechanisms. (1) 
Neutral Electron Traps (NETs) compensation due to occupancy of injected electrons 
which reduces the tunneling sites. (2) Trapped holes annealing due either to electron-
hole compensation as a result of electron tunneling from substrate/gate or thermal 
detrapping of holes. While both mechanism are possible, it is clear that mechanism 
(1) does not cause any true annihilation of defects and cannot explain why significant 
electron trapping only occurs under reverse bias. Mechanism (2) appears more likely 
and correlates with the initial observation that hole trapping results in QB leakage 
current. The mechanism of hole trapping has been well studied and hole 
compensation due to electron trapping is evidenced from various annealing studies 
[5.13].  
Figure 5.23 shows the microscopic model for hole trapping due to strained Si-
Si bond resulting from a missing oxygen precursor. The association of hole trapping 
at the E’ center is well evidenced by electron-spin-resonance (ESR) studies. Electrons 
tunneling from silicon can restore the net electrical neutrality thus nullifying the 
electrical influence of the trapped holes without actually removing the trapped holes. 
Using this model, it was observed that a consistent explanation can be provided for 
the experimental data presented. 
 
 












0.8 ~ 1.35 eV 
2.9 ~ 3.8 eV 
(1) (2) 
 
Fig. 5.23 (1) Microscopic model of hole trapping (A)-(B) forming an E’ center  and 
detrapping (C) along with charge compensation and bond reformation as proposed by Lelis et 
al. [5.13]  (2) Two spatial equivalent trap levels that electrons can tunnel to, corresponding to 
the ground and excited state of the E’ center. (After [5.13]) 
5.4.1 Mechanism of thermal and bias anneal 
It was observed in Fig. 5.12 that thermal anneal did not result in significant 
reduction in gate leakage current as compared to bias annealing. In addition, constant 
temperature annealing at 200oC as shown in Fig. 5.14 shows a modest decrease in 
gate leakage after 45 mins of annealing but saturates thereafter without further 
decrease. Carrier separation measurement shows that limiting factors can be attributed 
to electron leakage current which cannot be annealed out. The result suggests that 
hole traps with energy level below the Si valence band can be easily annealed out, 
while deep hole traps with energy above the Si conduction band cannot be readily 
anneal out. Considering the energy level of trapped holes as shown in Fig. 5.23 (2), 
the phenomenon could be easily understood considering that valence band electron 
from the Si substrate (n-well) can easily tunnel through the oxide and neutralize the E’ 
center for trap level below the Si valence band as shown in Fig. 5.24. On the other 
hand, for electrons to reach the trap level above the Si conduction band, it would 
require additional thermal energy, with compensation process being limited by the 
annealing temperature. In the case of bias anneal, this barrier is lowered by the 
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electric field allowing electrons to tunnel from the Si conduction band. As a result, 










 (A) Vg > 0V    (B) Vg = 0V 
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Fig. 5.24 Schematic diagram illustrating (A) Reverse bias annealing (B) Thermal annealing 
without bias. With bias anneal, both levels of trapped holes can be annealed while in thermal 
annealing, hole trap with energy level above Si conduction band requires electrons with 
energy above conduction band to be deactivated. 
valence band is easily reduced under low temperature anneal (200oC) as shown in Fig. 
5.15 while that of electron leakage current remains significant, limited by the thermal 
annealing temperature.  
The mechanism for the annealing of trapped holes resulting in the reduction of 
post-QB stress-induced leakage current is likely to be explained by two possible 
mechanisms, namely: (1) lattice relaxation resulting in true bond reformation and (2) 
a metastable neutral center where electron and hole are associated but do not 
recombine. Leslis et al. have proposed a microscopic model for hole trapping 
associated with a positively charged E’ center [5.13]. From his high temperature bias 
annealing experiment, it was observed that a significant fraction of trapped holes that 
are apparently annealed out could be re-activated under a reverse polarity. This has 
been ascribed to localized holes (E’γ centers) which form a metastable, dipolar 
complex without restoring the Si-Si bond upon electron capture [5.13],[5.14]. In this 
experiment, since the annealing temperature is relatively low, it is believed that 
thermal annealing is due to electron compensation at the metastable neutral center  
 














due to critical 
localized trapped 



















due to critical 








Anode       
(n+-Si ) 
Fig. 5.25 (a) Proposed localized trap region (LTR) model: hole trapping predominantly at 
anode causes an energy band distortion and results in F-N conduction for electrons and direct 
tunneling for holes at the recoverable QB. (b) Thermal annealing results in electron-hole pair 
compensation and the reduction of localized trap region (LTR). The shaded regions represent 
bandgap narrowing due to formation of LTR while the thick lines show the resultant oxide 
energy band.  
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rather than due to lattice relaxation. During thermal annealing, electrons are thermally 
excited from the anode and are injected into the oxide thus compensating some of the 
trapped holes. As a result, the localized trap region (LTR) shrinks continuously till 
eventually, hole current cannot directly tunnel to the cathode. Shallow trap levels near 
to the anode also cannot be easily detrapped or compensated with electrons by 
thermal annealing alone, thus leaving behind a finite amount of trapped holes and 
certain regions of LTR as shown in Fig. 5.25 (b). This accounts for the QBthreshold 
current observed after thermal annealing. Using the above model, the anomaly 
observed in Fig. 5.12 for the disparate response of gate leakage to annealing 
temperature can be explained using similar analogy to the model proposed by Xu et 
al. [5.3].  In his model, it was proposed that there exist of two competitive 
components: a interface damage region and shortening path within the bulk oxide.  As 
annealing temperature is increased, the interface damage component shrinks but the 
shortening path increases, resulting in an eventual increase in gate leakage. In our 
case, thermal annealing will lead to electron compensation of trapped holes close to 
the anode resulting in a quenching of the LTR. In addition, experiments by other 
researchers have shown that hole trapping and de-trapping is a reversible process 
[5.15],[5.16].  Due to thermal energy, holes can then detrap and be re-trapped in an 
adjacent site, leading to an increase in the lateral dimension of the LTR. In the case of 
Fig. 5.12, gate leakage at low field increases initially when subjected to thermal 
anneal of 250oC to 300oC due to faster lateral expansion of existing trapped holes 
spatial location via detrapping/re-trapping process at high temperature. Above 350oC, 
diffusion rate increase but is more than offset by the higher electron compensation 
from both the anode and cathode due to higher density of injected electron and its 
higher energy state. As a result, the effective LTR may be shrunken, leaving only 
uncompensated shallow traps near to the anode with gate leakage similar to that at 
onset of QB as shown in Fig. 5.12. The competition between the 
detrapping/compensation of the trapped holes close to anode and diffusion of the 
trapped holes leads to a disparate gate leakage response to different temperature 
annealing.   
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In contrast, it is speculated that the unrecoverable QB is achieved when the 
LTR spans the entire thickness of the oxide. In this case, there will be no high 
potential barriers for electron and hole between cathode and anode, and the injected 
carriers can freely flow across the gate oxide. Under this situation, both trapping and 
detrapping can occur easily. This will hinder the net electrons compensating the 
trapped holes, and therefore the recovery of the oxide. At this stage, electrical 
recovery is not achieved since any injected electrons can freely flow to anode without 
compensating the trapped holes.  
5.5 Summary 
Using thermal and electrical bias annealing experiment, it has been observed 
that post-QB oxides can be recovered using a reverse bias annealing. The recovery is 
only temporary and subsequent stressing quickly revert the oxide back to its QB state. 
At low temperature, annealing is able to reduce the holes current till pre-QB level 
while electron current saturates after a certain level and does not reduce any further. 
The result suggests that electron and holes conduction proceed by different traps 
unlike SILC. The response of recoverable and unrecoverable QB stage is also 
contrasted. Under both electrical and thermal annealing, it was observed that 
unrecoverable QB remains very stable without any recovery observed. The disparate 
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Degradation and Breakdown Mechanism in Ultra-thin 
Oxides 
6.1 Introduction 
In the previous chapters, a new mechanism relating to thin oxides was studied. 
Quasi-breakdown (QB) [6.1]-[6.3], Soft breakdown (SBD) [6.4] or Mode B SILC 
[6.5] which was observed predominantly in thin oxide below 50 Å was described and 
its underlying mechanism was investigated and modeled. The emergence of new 
degradation mechanism is a consequence of the continual thinning of the conventional 
silicon dioxides used for gate dielectric application. Due to this aggressive scaling, 
many aspects of breakdown mechanism in SiO2 may have changed. First and 
foremost, the conduction mechanism in ultra-thin silicon dioxide is changed as its 
operating voltage condition is progressively scaled down. As SiO2 is scaled below 30 
Å and for low gate voltage below 3.2 V, gate leakage through the dielectric is 
governed mainly by direct tunneling (DT) through a triangular barrier rather than by 
the conventional Fowler Nordheim (FN) tunneling. Unlike FN tunneling, DT 
tunneling is highly dictated by the oxide thickness, and as a rough approximation, the 
gate leakage current increases by one order of magnitude for every 2 Å decrease in 
oxide thickness. Due to this change in conduction mechanism, many other 
mechanisms may also have changed.  
In thicker oxides (> 35 Å), gate leakage is due primarily to stress-induced 
leakage current (SILC) which has both a transient and steady-state component 
[6.6],[6.7]. This has been primarily ascribed to positive charge-assisted tunneling 
[6.8], localized spots/filamentary path with lower barrier height [6.9], trap-assisted 
tunneling (TAT) through neutral traps [6.6],[6.10] and electron-hole recombination at 
positively charged centers [6.7]. Beside SILC, another phenomenon observed for 
oxide thinner than 50 Å is quasi-breakdown (QB) as described in the previous 
chapter. Based on electrical recovery of QB for 45 Å oxides, it has been shown that 
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QB leakage current can be correlated to the positive oxide trapped charges instead of 
interface traps, showing that QB leakage path is partially due to trapped holes in the 
oxide [6.3]. On the other hand, it has also been shown that QB is triggered by a 
critical number of interface traps. These inconsistencies can be reconciled by the 
localized trap region model at the anode comprising of trapped holes due to anode 
hole injection.  
In sub-4 nm thick oxides, however, positive charge buildup almost completely 
disappears due to direct tunneling of any trapped charges. Recently, Nicollian et al. 
and Ghetti et al. have shown that low voltage SILC (LVSILC) in oxide less than 35 Å 
is dominated by interfacial trap tunneling mechanism [6.12],[6.13]. Using temperature 
dependence studies, an anomalous increase in gate leakage at low voltage close to 
flatband condition is observed, and this was found to have weak temperature 
dependencies [6.13]. The explanation for this phenomenon is attributed mainly to 
electron tunneling through interface states [6.13],[6.14]. On the other hand, using hot-
carrier stressing and temperature studies, Meinertzhagen et al. have observed that not 
all interfacial traps can be measured by LVSILC and the level of interface states 
determined by LVSILC is not correlated with eventual oxide breakdown [6.14].  
In oxides thicker than 30 Å, dielectric breakdown can be clearly differentiated 
into quasi-breakdown (QB) [6.1]-[6.4] or conventional breakdown depending on the 
severity of the degradation [6.4],[6.17]. In both cases, the result is immediate device 
failure due to the significantly high gate leakage current and thermal effects 
accompanying the breakdown occurrence. As oxide thickness is scaled downwards, it 
is predicted that conventional complete breakdown will be less likely to occur due to 
lower power dissipation [6.18]. In ultra-thin gate oxides, with thickness Tox < 14 Å, it 
is hard to observe breakdown or quasi-breakdown under typical stress conditions. In 
most cases, QB is expressed as onset of gate voltage or current fluctuation [6.16]. 
Moreover the gate leakage current shows a continuous increase over the entire period 
of electrical stress. This increase in gate direct tunneling current coupled with lower 
operating voltage tends to obscure the gate current increase due to QB occurrence. 
Weir et al. [6.19] have shown that a single occurrence of QB, especially in 25 Å 
dielectrics, may not degrade device switching performance. Due to the fact that the 
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device may not fail after a single occurrence of quasi-breakdown, the lifetime of ultra-
thin oxide becomes highly dependent on the statistics of multiple quasi-breakdown 
occurrence. In this respect, very detailed studies [6.22]-[6.29] have been done and 
shown that subsequent QB statistics can be successfully modeled using multiple 
breakdown spots statistics. Consequently, Wu et al. [6.20] have also proposed a new 
failure criterion, using a dual voltage time-dependent dielectric wearout (TDDW) to 
characterize and monitor device failure for 18-27 Å oxide. For ultra-thin oxides, 
Monsieur et al [6.21] have further observed that current increase in 17-24 Å oxides is 
progressive and has characteristics dissimilar to QB. In their detailed study, it has 
been observed that different device areas have almost identical wear-out current, thus 
leading them to conclude that progressive breakdown (PBD) dynamics is independent 
of device area. It was suggested that the PBD are spatially correlated and grow from a 
single or a few degraded spots [6.21],[6.27]-[6.29]. It has also been observed using 
emission microscopy that PBD can be characterized by an increase in area at a single 
degraded spot [6.21]. On the other hand, evidences using multiple spots modeling 
have shown that there are no correlation between the degraded spots [6.22],[6.24]-
[6.26] and enhanced gate leakage may be explained by independent multiple 
breakdown spots.  
In this chapter, new experimental findings in the degradation and breakdown 
mechanism for ultra-thin silicon dioxides in the thickness regime from 14 Å ~ 20 Å 
are reported. Section 6.2 depicts the device fabrication and measurement setup for the 
various electrical measurements techniques used in this chapter. Section 6.3 describes 
the experimental results for thin 20 Å oxides while Section 6.4 describes the 
degradation in gate leakage current observed in 13 Å ultra-thin oxides. In Section 6.3, 
it is reported that gate leakage current in 20 Å oxides increases in a ‘steplike’ fashion 
and this is correlated with interfacial QB rather than the conventional bulk and 
interfacial induced QB as described in Chapter 4 for 45 Å oxides. Moreover, as the 
thickness of oxide shrinks further to less than 14 Å, the magnitude of the gate current 
density increases in ultra-thin gate oxide eventually becomes too high to be acceptable 
for normal device operation as shown in Section 6.4. A lifetime criterion based on the 
increase in gate leakage current is proposed as described in Section 6.4. Our study 
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shows that the area-dependence of the gate leakage current density increase in 13.4 Å 
oxides is different from that in thicker oxide films, indicating a localized and discrete 
property of the leakage current. It has also been observed that the oxide lifetime based 
on the new lifetime criterion is shorter when the gate area is smaller, as opposed to the 
conventional area dependence of time-to-breakdown test. Section 6.5 describes a 
simple model consisting of multiple degraded spots and it has been shown that 
localized gate leakage current in 13 Å oxides can be described by Weibull’s statistics 
for multiple degraded spots. Finally Section 6.6 concludes with a summary of oxide 
degradation for ultra-thin and thin gate oxides in the thickness regime of 13 Å to 20 
Å. 
6.2 Device Fabrication and Experimental Setup 
CMOS devices were fabricated using a standard dual-gate CMOS technology 
on (100) p-type and n-type substrate using 0.15 µm CMOS technology. Gate oxides 
with a physical thickness of 13 Å to 20 Å were grown using rapid thermal oxidation 
(RTO) at 800oC and 950oC respectively. In the case of the 13 Å gate oxides, a post-
oxidation exposure to high-density nitrogen plasma was performed to incorporate 
nitrogen near the top of the gate dielectric for gate leakage current reduction and 
improve boron penetration susceptibility. Fig. 6.1 shows the measured C-V curves, 
which can be fitted very well with the simulated results for direct tunneling in 13 Å 
oxides with quantum mechanical corrections. Dual poly-silicon gate was used and the 
channel area of the samples used in this study ranges from 2 µm2 to 2500 µm2.  
For constant current stress (CCS) and constant voltage stressing (CVS), both 
positive and negative gate polarity were used while source, drain and n-well were 
grounded. Direct-current current-voltage (DCIV) measurement using vertical bipolar 
transistor formed by p+ source/n-well/p-substrate was used to measure interface and 
bulk traps. In our measurements, n-well and p-substrate are grounded. Drain, which is 
not used, in this case is left unconnected. Bias conditions for the forward biased 
vertical bipolar transistor were VEB = + 0.3 V and VBC = 0 V. Recombination current 
at the interface states in the channel region was monitored via the base recombination 
current IB from source region of the vertical parasitic p/n/p bipolar transistor. From 
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the base current measurements, the interface trap and bulk trap generation can be 
measured via the peak value of IB and the shift of gate voltage at peak IB respectively. 
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Fig. 6.1  HRTEM cross section of 13 Å gate oxide (left) and C-V measurements and 
simulation results (solid lines) fitting to 13 Å oxide thickness by Berkeley QMCV modeling 
(right). 
6.3 Thin Oxide (20 Å) QB Degradation Characteristics 
In the subsequent sections, the degradation observed in thin (20Å) is 
described. It is found that the characteristics of silicon dioxides in these thickness 
regimes, are entirely different from that of thicker oxide (> 45 Å) which has been 
described in the previous chapters 4 and 5.  
6.3.1 Comparison between Thick and Thin oxide: Interface Trap 
Enhanced Tunneling (ITET) 
Figure 6.2 shows the gate voltage under constant current stress (Jstress = -50 
mA/cm2) for both thick and thin oxide. In thicker oxide (Tox = 45 Å), gate voltage Vg 
as shown by the solid symbols, initially increases showing negative charge trapping 
near the cathode. QB is observed in thick 45 Å oxides after 69 C/cm2 of charge 
fluences. At onset of QB, a large decrease in the gate voltage can be observed with the 
change in gate voltage of around 30%. This orders of magnitude decrease in the gate 
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voltage under CCS at QB is reflected in a corresponding increase in gate leakage 
under a constant voltage. Due to this increase in gate leakage especially at low 
voltage, QB renders the device unsuitable for use in low power application. As a 
result, QB is often considered as an oxide failure for thick oxides in conventional 
lifetime prediction studies. In thinner oxide (Tox = 20 Å) however, it is observed that 
discrete step decreases in gate voltage occurred after about 104 C/cm2 of injected 
electron fluency with a comparatively smaller decrease in gate voltage than in thicker  
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Fig. 6.2 Evolution of gate voltage under constant current stressing (Jstress = -50 mA/cm2) 
with gate injection for thick (45 Å) and thin (20 Å) gate oxide. (Tox = 45 Å & 20 Å, Channel 
Area = 10 µm2, p-MOSFET). 
oxide as shown in Fig. 6.2. This discrete step change in the gate voltage under 
constant current stress in thin oxide is very similar to QB observed in the thicker 
oxide. The key difference is in the magnitude of the gate voltage change, which may 
be explained by the higher direct tunneling current in the thin oxide. Besides 
magnitude differences, it is also observed that this step-like change in gate voltage for 
thin oxide is not completely similar to that of thicker oxide as will be shown 
subsequently. To differentiate this smaller step-like increase in thin oxide and the QB 
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in thicker oxide, we have termed it interface trap-enhanced tunneling (ITET) due to its 
close correlation with interface trap generation. Subsequent stressing of the thin oxide 
results in much larger change in the gate voltage with magnitude similar to the 
occurrence of QB in thicker oxides. 
Using the DCIV technique [6.30],[6.33], it is possible to monitor the evolution 
of bulk and interface traps at the channel region. Figure 6.3(a) shows the evolution of 
gate voltage Vg under constant current stressing for 45 Å oxides while Fig. 6.3(b) 
shows its associated DCIV measurement taken at the indicated interval as shown in 
Fig. 6.3(a). After onset of QB, it can be observed that the gate voltage decreases 
continuously with a certain period of temporary electrical recovery in gate voltage to 
higher level, although still lower than before QB. Since the number of bulk traps is 
proportional to the lateral shift in the peak IB, it can be concluded that hole trapping 
occurs during the initial stage of stressing till QB. Moreover, since the peak amplitude 
of IB (which is proportional to interface traps) is increasing, interface traps are also 
being generated at the same time. At quasi-breakdown (QB), it is observed that the 
DCIV spectra overlap with no continuous increase in both bulk and interface traps. 
Although post-QB oxides show different gate voltage under constant current stress, it 
can be observed that the peak IB remains relatively constant (Refer to Fig. 6.3(b)). The 
result is similar to that obtained previously [6.3] and reaffirms that interface traps NIT 
is not correlated to QB leakage current in 45 Å oxides.  
For the thin oxide (20 Å), however, QB is observed much earlier with a 
smaller gate voltage fluctuation as commonly observed by other researcher groups 
[6.36]. After the first occurrence of QB, subsequent gate leakage for the thin oxide 
(20 Å) increases in steps, characteristic of further occurrences of QB spots [6.34]. Fig. 
6.4 shows the associated direct-current current- voltage (DCIV) measurements of the 
(a) thick and (b) thin oxide samples. From Fig. 6.4(a), DCIV spectra for thick oxide 
(45 Å) shows continuous increase in the base current IB with a left shift in the gate 
voltage at peak IB, Vg,max. Since the peak base current IB,max is directly related to 
interface traps while oxide trapped charge is proportional to Vg,max [6.33], both 
interface traps and oxide trapped charges are increasing during Fowler-Nordheim 
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Fig. 6.3 (a) Evolution of gate voltage under CCS for thick (45 Å) p-MOSFET oxide after 
onset of QB. (b) Associated DCIV spectra measured at interval specified in (a). Base 
recombination current increases continuously under stressing till QB. At QB, DCIV spectra 
observed to overlap with no further increases.  (Channel Area = 10 µm2, p-MOSFET). 
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Fig. 6.4 Comparison of DCIV spectra for (a) thick (45 Å)and (b) thin oxide (20 Å) p-
MOSFET under constant current stressing till QBs. (a) For thick oxide (45 Å), base 
recombination current increases continuously under stressing till QB. At QB, DCIV spectra 
observed to overlap with no further increases. (b) For thin oxide (20 Å), DCIV spectra 
increases even after QB with step-like increases in correlation with gate leakage current. 
(Locus of IB,max and Vg,max is shown by the dotted lines). (Channel Area = 10 µm2, p-
MOSFET). 
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(F-N) constant current stress in thick oxide (45 Å). At QB, however, both interface 
and oxide bulk traps remains almost constant even after further continuous stressing. 
In thin oxide (20 Å), it can be observed from Fig. 6.4(b) that peak base current does 
not saturate after QB but increases in step-like fashion in exact correlation to gate 
leakage current. Since step-like increase in post-QB gate leakage current has been 
attributed to further generation of QB spots [6.34], it appears that the number of  
interface traps in thin oxide (20 Å) increases in tandem with further generation of QB 
spots. For thin oxide (20 Å), charge trapping is almost negligible as shown by the 
constant Vg,max in Fig. 6.4(b). This is distinctly different from the case of thicker oxide, 
indicating that the QB mechanism in thick and thin oxides are distinctly different. A 
different mechanism which can be attributable to interface traps, which we named 
‘Interface Trap Enhanced Tunneling’ (ITET), is responsible for gate leakage increases 
in thin oxides. 
In thicker oxide (45 Å), it was previously reported in Chapter 4 and by other 
researchers [6.2], that the QB leakage current can be temporarily recovered by the 
application of a reverse bias anneal. This electrical recovery was observed together 
with the reduction in oxide trapped charge NOT while interface traps remain constant. 
The results suggest that QB in thicker oxide is due to bulk traps rather than interface 
traps. However as oxide thickness is reduced to 20 Å, bulk charge trapping becomes 
insignificant. Moreover, the occurrence of QB is not always distinct and ITET appears 
to be governed by interfacial effects rather than bulk traps. 
6.3.2 Direct Correlation between interfacial traps and gate leakage 
It has been shown in the previous figure, Fig. 6.4 that ITET in thin oxide is 
governed by interfacial traps rather than bulk traps. Fig. 6.5(a) shows the direct 
correlation between gate leakage current and base recombination current IB,max (which 
directly reflects the interface trap density NIT) during constant voltage stressing on 20 
Å oxide using negative gate bias stress (gate injection). Compensated IB,max ( = IB,max - 
Ig,,max ) is used to account for gate leakage which may be significant for thin oxides. 
The result clearly shows that the increase of interface trap density under a negative 
gate bias stress occurs in a discrete manner and this is directly correlated to the gate 
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Fig. 6.5 Correlation of gate leakage current Ig and base recombination current IB, which 
directly reflect interface trap density NIT under constant voltage stressing for (a) small area 
samples (W/L = 20/0.5 µm) and (b) large area samples (W/L = 50/50 µm). Inset figure shows 
the percentage change in Ig and IB. (Tox = 20 Å, p-channel MOSFET). 
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Fig. 6.6 Correlation of gate leakage current Ig and peak base recombination current IB,max 
under constant voltage stressing for substrate injection. Similar to negative gate bias (gate 
injection), gate leakage current observed to bear one-to-one correspondence to base 
recombination current which is directly correlated to interface traps. (Tox = 20 Å, W/L = 
20/0.5 µm, p-MOSFET). 
leakage current when the gate oxide is stressed in the direct tunneling regime. Fig. 
6.5(b) shows the evolution of gate leakage and peak base recombination current IB,max  
(inset figure shows the percentage change) under a constant voltage stress for large 
channel area samples (W/L = 50/50 µm). Unlike the small channel area (W/L = 20/0.5 
µm) samples, the discrete increments are totally masked out in the larger area samples 
although a similar correlation can be observed in the inset figure as shown by the 
parallel lines between the percentage change in gate leakage and interface trap 
generation. The same slope for the percentage changes in gate leakage current and 
base recombination current (which reflects the level of interface traps) are obtained in 
the inset of Fig. 6.5(b), showing that both parameters are not simply increasing but are 
directly related.  
Figure 6.6 shows similar correlation of interface trap to gate leakage current 
under positive gate bias stress. The results from Fig. 6.5 and Fig. 6.6 show that the 
occurrence of QB in thin oxides (20 Å) results in step-like increases in interface traps 
irrespective of the polarity of gate stressing. It also suggests that the generation of the 
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interface traps under a low constant voltage stress of less than 3 V (above 3 V, 
discrete increase in Ig is masked by the high gate direct tunneling current) is highly 
localized at certain spots similar to QB. The discrete increase in both gate leakage 
current and interface traps indicate that oxide degradation in thin 20 Å oxides is 
highly localized and directly correlated with interfacial traps formation. More 
importantly, since DCIV measures predominantly the interface traps only at the SiO2-
Si interface, the results suggest that the increase of the gate leakage current under an 
electrical stress whereby direct tunneling (DT) (|Vg|= 1.5 V to 3 V) dominates, is due 
mainly to interfacial degradation at the SiO2-Si substrate interface. This is consistent 
with the fact that there are more strained bonds at the SiO2-Si interface than the 
polySi-SiO2 interface due to the oxide transition region created during oxide growth 
[6.37]. 
6.3.3 Distinction between ITT and ITET 
The strong correlation between interface trap generation and gate leakage 
current suggests that the dominant mechanism of the gate leakage current degradation 
for the oxides in the direct tunneling regime is due to interface trap enhanced 
tunneling (ITET). The stressing and monitoring gate voltage used in this experiment 
is 1.5 V to 3.5 V and is much larger than the flat band voltage whereby interface trap 
tunneling (ITT) can be observed. Moreover, unlike interface-trap tunneling (ITT) 
which is due to tunneling current through interfacial traps and is observed at or near 
flatband condition, the ITET degradation is observed throughout the gate voltage 
range and is not confined to only flat band condition as shown in Fig. 6.7. Therefore, 
neither the band-to-interface trap tunneling model nor interface trap-to-interface trap 
tunneling model can be used to interpret the ITET current. In this case, it is observed 
that similar inference has been drawn by Meinertzhagen et al. [6.15] who concluded 
that low voltage SILC (LV SILC) cannot account for all the degradation observed at 
other gate bias away from the flatband conditions.  
Figure 6.8 shows the carrier separation studies for hole and electron current of 
p-MOSFET gate oxide stressed under a negative gate bias. Under channel inversion, 
electron and hole currents can be separately monitored through well and source  
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Tox= 20 Å 
W/L = 10/1 µm
Vg,stress = + 2.8 V
 
Fig. 6.7 Percentage change of gate leakage current (Ig–Ig,initial/Ig,initial) for different gate 
voltage under constant voltage stressing. The spike for ∆Ig at gate voltage near to zero volts is 
due to background noise. Unlike ITT, ITET occurs throughout the entire voltage measurement 
range. (Tox = 20 Å, Area = 10 µm2, p-channel MOSFET). 












p-MOSFET, Tox= 20 Å 
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Fig. 6.8 Carrier separation showing holes (shown by source current Is) and electrons current 
(shown by well current Iw) for small channel area p-MOSFET stressed under negative 
constant gate voltage. (Tox = 20 Å, Area  = 10 µm2, p-channel MOSFET). 
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current respectively. It can be observed that the discrete increase in the gate leakage 
current is due to a similar discrete increment in both the electron and hole currents. 
The result shows that the discrete increase in gate leakage is due to an enhancement in 
both the holes and electrons direct tunneling currents. Based on the result presented, 
local interface trap formations appear to lead to an enhancement of the hole and 
electron direct tunneling which can be attributed to either equivalent oxide thinning or 
energy gap lowering mechanism at the local spot due to very high density of interface 
traps. 
6.3.4 Area dependency of ITET 
Using different channel area, the area dependency of ITET was also studied 
and is shown in Fig. 6.9(a) and (b). It can be observed that when the gate current 
density is used as device failure criteria, smaller sample area shows higher increases 
in current density although the actual current increases as shown in Fig. 6.9(b) is 
actually smaller. When a larger sample area is used as shown in Fig. 6.9(a) (Refer to 
2500 µm2 sample), the discrete increase in gate leakage current is not observable, but 
instead a gradual increase is observed. The result shows that the localized degradation 
leading to ITET does not have a uniform area density but is also not entirely 
independent of area. In our studies, we have deliberately selected a wide range of 
channel area ranging from 10 µm2 to 2500 µm2. As the localized degradation spot will 
be relatively small compared to the channel area, it is important to include smaller 
area to accentuate the comparison. As observed in Fig. 6.9(b), an area dependency can 
be observed which accounts for the increasing leakage current for larger channel area. 
The results refute the claim that gate leakage current due to progressive wearout is 
independent of area. 
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Fig. 6.9 (a) Discrete gate current density increase for different channel areas (b) normalized 
gate current increase under constant voltage stress for different channel area ranging from 10 
to 2500 µm2. (Tox = 20 Å, p-MOSFET). 
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6.4 Ultra-thin (<14 Å) oxide Degradation Mechanism 
As the thickness of gate oxides is further scaled, it was observed that QB, or 
any form of discrete gate leakage increases becomes non-existent. Instead a 
progressive wearout is observed. In most cases, for oxides thinner than 20 Å, QB is 
defined as the onset of voltage/current fluctuation in the gate bias/current under 
CCS/CVS and cannot be distinctly observed except by resolving its voltage/current 
noise parameter [6.16]. In the next few sections, the oxide degradation for 13 Å 
oxides is described. Figure 6.10 shows the current-voltage (I-V) characteristics of p-
MOSFET with source/drain and n-well grounded. In the positive gate voltage regime, 
for gate voltage Vg < 1 V, hole current from p+ gate to p+ source/drain dominates. 
This is due to the similar doping type of both p+ gate and p+ source/drain resulting in 
the alignment of the p+ gate Fermi level with the p+ source/drain valence band at low 
negative gate voltage. For Vg > 1 V, the Fermi level of the n-well surpasses the 
conduction band at the PolySi gate electrode allowing electrons to tunnel to the 
p+gate anode. As a result for Vg > 1 V, electron injection from n-well substrate 
dominates the gate leakage current. In contrast, for negative gate bias regime, hole 
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Fig. 6.10 Carrier separation characteristics for 13 Å gate oxide in both depletion and 
accumulation. Source, n-well and gate current indicated by Is, Iw and Ig respectively. Drain 
electrode is not connected. (Channel Area = 100 µm2, p-MOSFET). 
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current from source/drain dominates over valence electron injection from the gate, for 
low to moderate negative gate voltage regime (0 V to -2 V). At high negative gate 
bias, valence electron becomes significant although it is still lower than the hole 
current from p-source. In the case of negative gate stressing, both electron and hole 
injections are significant at high negative gate bias. In contrast, at high positive gate 
bias, electron injection is much higher than that of holes, resulting in primarily 
electron injection from n-well. 
Figure 6.11(a) shows the gate current under a negative constant voltage stress 
(Vg,stress = - 3.0 V) for ultra-thin (13.5 Å) oxide. After about 200 s of constant voltage 
stressing, it can be observed that gate current increases monotonically with 
logarithmic of stressing time. Under negative gate voltage with channel depletion in 
n-well (p-MOSFETs), valence electrons injected from gate will be channeled to the n-
well while holes from the source/drain are injected into the gate. Fig. 6.11(a) also 
shows the corresponding source and n-well currents. For all current-voltage (I-V) 
measurements, the drain is not connected. From Fig. 6.11(a), it can be observed that 
the increased gate leakage current is due primarily to hole current injection from 
source to gate while the increase in valence electron injection from p+ gate is less 
significant. This increased leakage current is significantly larger than the initial stress-
induced leakage current and should be considered as a different phase. We ascribed 
this progressive increase in gate leakage current or second phase of increased leakage 
current to multiple quasi-breakdown spots in the thin gate dielectric. Unlike complete 
breakdown, it is noted that the current-voltage leakage characteristic of the degraded 
oxide after the onset of progressive breakdown (Progressive BDs) is still significantly 
smaller than that after complete breakdown.  
Fig. 6.11(b) shows the evolution of the current-voltage (I-V) characteristics of 
the gate oxide under constant voltage stress Vg = -3 V with electron gate injection. 
The I-V curves are taken at equal logarithmic time interval. In the negative gate 
regime, where –0.8V < Vg < 0V, gate leakage current shows no increase which 
corresponds to the absence of valence electron injection from gate due to alignment of 
the forbidden bandgap in the gate and substrate. In all other gate voltage regime, gate  
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Fig. 6.11 (a) Evolution of current-voltage characteristics at fresh and after constant voltage 
stressing (Vstress = -3.0 V). (b) Associated I-V characteristics at onset of progressive BD and 
post PBDs. (Tox = 13.4 Å, Channel Area = 10 µm2, p-MOSFET). 
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Fig. 6.12 Evolution of current-voltage characteristics at fresh and after constant voltage 
stressing (Vstress = + 3.0 V). (Tox = 13.4 Å, Channel Area = 10 µm2, p-MOSFET). 
leakage current shows significant increase after onset of the increased leakage current 
or progressive BDs phase. For positive gate voltage stressing, electron current from n-
well increases significantly (not shown here) after onset of the increased leakage 
current phase similar to that observed for negative gate stressing. 
Figure 6.12 shows the associated current-voltage characteristics of the p-
MOSFET under positive gate bias stress. The main difference for post-positive gate 
stressed I-V characteristics from that of negative gate stressed as shown in Fig. 
6.10(b) is the existence of an anomalous current increase for 0V < Vg < 1 V. This 
corresponds to the low-voltage enhanced interface trap-assisted tunneling near to 
flatband conditions as described by A. Ghetti et al. [6.13]. However, similar to the 
case for negative gate bias stress, no discrete increase in gate leakage current is 
observed under a positive gate bias stress. Instead, gate leakage increases 
progressively even in small area channel devices.  
Figures 6.13(a) and (b) show the evolution of normalized gate leakage current 
under electrical stressing with different constant gate voltages. Normalized gate 
leakage current is defined as ∆Ig/Ig,0 where ∆Ig = Ig - Ig,0 and Ig,0 and Ig are the gate 
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Fig. 6.13 (a) Percentage change in gate leakage current under different stressing gate voltage 
in the initial stage of PBDs. (b) In the subsequent PBDs stages, leakage current proportional 
to logarithmic of stressing time. It can be observed that gate leakage current follow a power 
relation with stressing time in the initial stage (a) and a linear logarithmic time dependence as 
shown inset in the subsequent stage (b). 
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current before and after stress respectively. It is observed that the onset of PBDs is 
characterized by two stages in degradation characteristics. In the first stage, gate 
leakage current increase follows a power relation with stressing time with power 
factor of β = 1.2 as shown in Fig. 6.13 (a). As stressing continues, gate current 
increases follow a logarithmic time increase as shown in Fig. 6.13 (b). An almost 
parallel shift is observed in normalized gate leakage currents for different gate stress 
voltages at the two different stages of PBDs but with different relations to stressing 
time as shown in Fig. 6.13 (a) and (b). In the initial stage, gate leakage current 
increases can be modeled by uncorrelated multiple occurrences of breakdown spots.  
Alam et al. have shown that by assuming an uncorrelated breakdown (BD) event, gate 
leakage current under several BD spots, follows a power relation with stressing time 
[6.24], which is exactly what is observed in Fig. 6.13(a).  This is also further verified 
in 6.5.2 whereby the gate leakage current in the initial stage can be ascribed to 
multiples occurrence of uncorrelated BD spots.  Eventual stressing will continue to a 
stage whereby all the undamaged region of the gate dielectrics are completely 
damaged. At this point, no further generation of new BD spots are possible and gate 
leakage current should saturate.  This is shown by the second stage as shown in Fig. 
6.13(b), whereby gate leakage current increases are limited and increases at a 
significantly lower rate with logarithmic time dependence.  The nominal gate leakage 
current increase in the second stage suggests that even at the degraded spots, further 
degradation is possible although this effect is much less significant on gate leakage 
current than that of the generation of new BD spots.   
Figure 6.14 shows the plot of the slope parameters A and y-intercept parameter 
B obtained from Fig. 6.13(b) for the localized gate leakage current increase during the 
2nd stage of PBDs. It can be seen that normalized gate leakage current can be 






     (6.1) 
where Vg is the applied gate voltage (in volt) and C is a constant.  The voltage 
acceleration obtained in this case is 12.85 and this is quite close in magnitude to the 
value of 12.5, obtained by Monsieur et al. [6.21]. 
 
Chapter 6: Degradation and Breakdown Mechanism in Ultrathin Oxides 134

























Fig. 6.14 Graph showing gate leakage current time dependence parameters A and voltage 
dependence parameter, B as defined in (1) for 2nd stage of PBDs versus stressing gate voltage. 
(Channel Area = 100 µm2, p-MOSFET). 
6.4.1 Area Dependency of Progressive Breakdown in Ultra-thin Oxides 
In thick oxides, stress induced leakage current (SILC) results in uniform 
degradation, independent of channel area, while QB or ITET shows significant area-
dependency due to its discrete localized breakdown mechanism. In retrospect, area 
dependency studies will help us ascertain the nature of progressive breakdown 
observed in ultra-thin oxides. Fig. 6.15 (a), (b) and (c) show the current density Jg , 
normalized gate current ∆Ig = Ig-Ig,0 and percentage change ∆Ig/Ig,0 for different 
sample area when a constant voltage of –3 V is applied to the gate. (Negative sign for 
Jg indicates that valence electron is flowing from the gate electrode to the substrate). 
From Fig. 6.15(a), it can be observed that the increased gate leakage current phase 
does not scale uniformly with device area. Instead, there is a significantly higher 
leakage current density for smaller device area when compared to larger sample area. 
In contrast, gate leakage current defined by the gate current change Ig–Ig,0 which 
shows the magnitude of gate leakage current increases for different area shows an 
increasing leakage current for bigger sample area with eventual saturation for 100 
µm2 or larger area as shown in Fig. 6.15(b). This discrepancy between the current 
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Fig. 6.15 (a) Gate leakage current density increases under constant voltage stress of 
Vg = -3. 0 V for different sample areas (b) absolute increase in gate leakage current 
for different sample area stressed under CVS..  
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Fig. 6.15 (c) Percentage increase in gate leakage current after onset of 2nd stage PBDs for 
different sample areas.  
density and absolute current increase can be reconciled if the degradation mechanism 
is highly localized with certain parametric area, similar to that of quasi-breakdown or 
ITET observed in thin oxides. The area dependency for the progressive leakage 
current shows varying gradients for different areas when plotted with logarithmic time 
as shown in Fig. 6.15 (a). It can be noted that parameter A defined in Fig. 6.14 and Eq. 
(6.1) has a direct area dependency. This lack of temporal distribution for different 
device area in Fig. 6.15 (a) suggests that each progressive BDs spot is exceedingly 
small such that its first occurrence is probably masked out by the background high 
direct tunneling current. Fig. 6.15(c) shows that in the initial PBDs stage, area scaling 
can be represented by a parallel shift in the leakage current in the time domain. This 
verifies that the onset of leakage current is actually different in the different area and 
obeys the Weibull scaling rules as will be shown later. 
Figure 6.16 shows the defect generation rate or degradation rate of oxide 
defined by the increase in gate current density over injected fluency and the time-
dependent parameter A, defined in Eq. (6.1) which has an area dependency as 
discussed previously. From Fig. 6.16, it can be observed that degradation rate Pg is  
 






































Fig. 6.16 Degradation rate or defect generation rate defined by Jg = Pg * Qinj  where Pg is the 
defect generation / gate degradation rate as shown for second stage of PBDs. It can be 
observed that gate degradation increase as sample area decreases with eventual saturation at 
very small area. 
higher in smaller area compared to larger area devices. This is due to the discrete 
nature and localization of each progressive BDs which tends to influence smaller area 
more severely. Unlike conventional Weibull’s statistics which predict a longer time-
to-breakdown for smaller gate area, onset of progressive BDs result in a higher gate 
leakage current density for smaller area devices. At the same time, it can be noted that 
the parameter A for the 2nd stage of PBDs can be expressed as a function of gate area 
with power proportionality of -0.6 of the gate area with eventual saturation for device 
with gate area smaller than 10 µm2. The negative slope value of -0.6, means that 
smaller areas will have a proportionally steeper increase in gate leakage current, as 
compared to bigger samples. The implication of this is shown in Fig. 6.17. In this 
case, 2 criteria are considered for lifetime projection. In the first criterion, time-to-
100% increase, t100% Ig, in leakage current is considered as lifetime of the device. In 
contrast, the time-to-complete breakdown, tBD, shows the time to failure of the oxide 
due to complete breakdown in the oxide. From Fig. 6.17, it can be observed that the 
conventional tBD is far too optimistic when compared to an increased leakage current  
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Fig. 6.17 Lifetime projection versus stressing gate voltage using 100% increase in gate 
leakage current as failure criterion. Lifetime for 100% increase in gate leakage  t100% Ig  is 
much shorter than the conventional time-to-complete breakdown tBD. (Tox = 13.4 Å, p-
MOSFET). 
criterion. Moreover, the localization nature of the progressive breakdown resulting in 
a lower defect generation as shown in Fig. 6.17 meant that bigger area is actually 
better in term of gate leakage degradation. As shown in Fig. 6.17, with the new 
criterion, unlike the conventional time-to-QB or complete BD, t100%Ig does not have a 
constant area scaling factor in the Weibull plot, and instead, actually favors large 
samples. This is a consequence of the impact of PBD on different sized samples 
which shows greater impact in smaller sized samples. Using this new criterion, the 
operating voltage with projected 10-year lifetime V10Y is about 2.03 V for 100 µm2 
gate area and 1.9 V for 10 µm2 gate area. 
 
6.5 Modeling of Gate Leakage Current in Ultra-thin Oxides 
From the experimental data presented in this study, an empirical relationship is 
obtained relating gate stress voltage, time and area dependency to the progressive 
leakage current component in the following sections: 
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6.5.1 Empirical Experimental Fitting 
From Fig. 6.13, it was observed that at the initial stage of PBDs, gate leakage 








       (6.2) 
where C and β are constants. β = 1.2  
At the subsequent stage of PBDs, gate leakage current increases logarithmically with 
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where AT is the gate total area,  A0 = 2.7 and AT,0 = 100 µm2 
6.5.2 Modeling of Multiples Breakdown Spots 
To explain the area dependence observed in the localized gate leakage current, we 
have adopted a model consisting of multiple degraded spots within the ultra thin gate 
oxide. This localized phenomenon of the gate leakage current is not a unique 
characteristic but is also observed in breakdown and quasi-breakdown. Oxide 
breakdown studies, reported by other researchers, have shown that the dielectric 
breakdown is a localized event [6.1]-[6.5]. This is supported by emission microscopy 
images [6.1] capturing the dielectric breakdown event. In our modeling, we assume 
the followings: 
1. Each degradation spot has similar area and current-voltage (I-V) characteristic 
and the resulting gate leakage current is a superposition of the fresh gate 
leakage current and that of multiple degraded spots.  
2. The local degraded spot does not propagate with continual stress and that its I-
V characteristic remains unchanged once the damaged state is reached. 
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3. That the occurrence of subsequent degraded spots is still random and not a 
lateral enhancement of the present degraded spots. In this respect, M. A. Alam 
et al. have shown that multiple soft breakdown is statistically independent 
[6.25]. This ensures that Poisson formalism is still applicable for each 
subsequent spots.  
For a given gate area, AT, the maximum possible number of degraded spot is given by 
N = AT/Al where Al is the area of each individual degraded spot. Similar to Lee and 
Cho et al.’s local physical damaged region model [6.1] in quasi-breakdown, the gate 
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where Jg is the post-stress gate leakage current density, Jg,0 is the fresh gate leakage 
current density and JPDR is the increased current density through the degraded oxide. 
n(t) is the number of degraded spots and RA = Al/AT  is the ratio of the area of each 
degraded spot versus the initial total sample’s area. Applying the assumptions, RA and 
RJ  are then invariant with time as shown below, where RJ is the ratio of the current 
density of the degraded spot JPDR over the fresh current density Jg,0 . The normalized 
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From Eq. (6.5), we can determine the approximation of n(t) for both small and large 
area samples. For large area samples where RA <<1, n(t) can be considered as a 
continuous variable, n(t) =F(t)/RA where F(t) is the cumulative probability frequency 
(0 ≤ F(t) ≤1) of the localized spots. This means that Eq. (6.5) can be rewritten as: 
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From Eq. (6.6) and invoking Weibull’s area scaling rule, we observe that the relation 
between the cumulative probability function for the spots F(t), and the entire sample, 
FT(t) is simply given by  
N
T tFtF ))(1()(1 −=−         
     (5.7) NT tFtF ))(1(1)( −−=
 
We note that Eq. (6.7) is actually a simple form of the area scaling for extreme 
value cumulative frequency distribution function and from Eq. (6.7), it can be seen 
that the total possible degraded spots N will affect the leakage current as ∆Jg is 
proportional to F(t). Since N is proportional to the total gate area AT, and assuming Al 
remains the same, the leakage current percentage increase which is proportional to 
F(t), will be smaller for larger area sample as compared to smaller area sample. At the 
same time, since the Weibull slope β is not affected by the area scaling effect, the 
sample Weibull slope β can be derived directly from the spot’s Weibull distribution.  
Figure 6.18 shows evolution of normalized gate leakage current for p-
MOSFET when stressed under gate voltage. Using Eq. (6.6), it can be seen that as 
time→ ∞, F(t) = 1 and RJ can be obtained. By using different Rj values, we are able to 
derive the Weibull plot given a certain gate leakage current graph. From Fig. 6.18, the 
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Fig. 6.18 Evolution of normalized gate leakage current (Ig – Ig,0)/Ig,0 on a 13.4 Å gate oxide 
when stressed under constant voltage stress (as shown by the solid symbol). Using (5.6), the 
cumulative frequency of localized spots occurrence F(t) can be determined and it’s associated 
Weibull plot (with various values of Rj) versus logarithmic of stressing time is as shown 
( shown by the various open symbols). It can be observed that the derived Weibull plots can 
be separated into 2 regions, A & B. The derived Weibull shows a good linearity when Rj = 3 
for both region A and B, deviating only at the extreme short and long stressing time due to 
censoring effects. 
derived Weibull plot using different values of Rj ranging from 3 to 5 is simulated. It 
can be observed that the derived Weibull plot can be divided into 2 regions, region A 
& B. When Rj = 3, very good linearity is obtained for the Weibull plot in both region 
A and B. The Weibull plot deviates from a straight line at the extreme short and long 
stressing time due to censoring effects, which has been thoroughly explored by 
Rowland et al. [6.38]. In this case, censoring effect is unavoidable at the early stage of 
the localized leakage current due to the initial presence of direct tunneling current, 
which masks out the initial localized leakage current occurrence. As the stressing is 
not till complete saturation and occurrence of all local spots, long time censoring is 
also unavoidable. The good linearity in this plot implies that the localized degraded 
spots can also be described by a Weibull’s distribution. Since this simple analytical 
methodology measures the statistical distribution of degraded spots over the whole 
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device area, it also opens the new possibility of oxide degradation studies using 
limited number of samples.  
6.6 Summary 
In conclusion, gate leakage current in ultra-thin oxide (20 Å) is characterized 
by discrete step-like increases rather than gradual increases during constant voltage 
stressing, which can be attributed to occurrences of multiple QB. Correspondingly, 
the discrete step-like increases of the interface traps are also measured by the DCIV 
method and a very good correlation was observed between gate leakage current and 
interface trap density irrespective of stressing polarity. It was also observed that 
quasi-breakdown in thin oxide (20 Å) is distinctly different from that of thicker oxides 
(45 Å) as shown by the evolution of interface traps and oxide bulk traps at onset of 
QB. The results suggest that for QB in thin oxide (20Å), a linked conduction path or 
percolation path is formed while in thicker oxides, damage is confined to either the 
anode or cathode without forming a linked path. The result shows that the interface 
trap enhanced tunneling (ITET) is an important mechanism for gate leakage current in 
thin oxides (< 20 Å) at low to moderate gate voltage (|Vg|< 3 V) within the range of 
normal operating conditions.  
As oxide thickness is further scaled downward to its ultimate limit of around 
13 Å, breakdown evolves to a progressive characteristics but still retaining its local 
and discrete nature. It is observed that gate leakage current in ultra-thin oxide 13.4 Å, 
does not show very significant discrete increases, but increases progressively with 
localized degradations. This progressive increase in leakage current bears a power 
relation to stressing time in the initial stage and a linear logarithmic time and voltage 
dependence in the second PBDs stage. Using multiple breakdown spots statistics, it is 
shown that the Weibull distribution for the ultra-thin gate oxide can be obtained from 
a single large area device.  
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High-K Dielectrics Reliability: Charge Trapping and 
Breakdown characteristics 
7.1 Introduction 
According to the ITRS (International Technological Roadmap Semiconductor) 
2003 [7.1], the technological limit for using silicon dioxide (SiO2) will be reached by 
2006 for the 70 nm technology node (low power application) due to its excessive 
leakage current. As a result, high-K gate dielectric replacement for the current SiO2-
based dielectrics is mandatory for 65 nm technology node and beyond [7.1]. Before 
high-K gate material can be used commercially, the reliability and lifetime of such 
materials have to be properly investigated and characterized to assure sufficient 
lifetime and reliability margin. In this aspect, the reliability of several high-K 
dielectric films such as ZrO2, Al2O3 and HfO2 has been investigated by many different 
groups [7.2]-[7.20],[7.24], and this trend has continued unabated. In spite of this, the 
breakdown mechanism of the high-K with metal gate is still poorly understood. In 
terms of reliability for high-K dielectrics, various problems have already been 
reported. It was observed that high-K dielectrics have low Weibull slopes [7.2],[7.3] 
which are attributed to extrinsic defects or to a larger percolation/defect cell size 
respectively. Yamaguchi et al. further showed that the bimodal breakdown 
mechanism, which could increase the breakdown distribution, resulted when 
crystallization of the dielectric film occurred under temperature annealing higher than 
1000oC [7.4]. In other aspects, charge trapping and threshold instability in high-K 
dielectrics have also been reported [7.6],[7.7],[7.9]-[7.17], which can prove to be a 
potential problem for high-K dielectrics integration. Degraeve et al. have observed 
that polarity dependent breakdown occurs either at the interfacial layer or within the 
bulk high-K layer for Metal-Oxide-Semiconductor (MOS) capacitors [7.19]. This 
conclusion is supported by a high Weibull slope for positive polarity stress and a low 
thickness independent Weibull slope under negative polarity stress. Their observation 




on dual breakdown mode was made in the relatively thick Al2O3 (7-20 nm) and ZrO2 
(8-20 nm) on SiO2 (1.4-3.6 nm) stacks and the interfacial layer breakdown was 
observed predominately under gate injection. In HfO2 however, it is observed recently 
that low Weibull slopes are obtained even for positive polarity stress, indicating that 
interfacial SiO2 breakdown is possible in HfO2/SiO2 stack [7.20]. The propensity for 
interfacial layer breakdown in high-K stack is attributed to higher field across the 
interfacial layer [7.18] although it is unclear if this is still true for other high-K 
materials and as high-K layer thickness scales downward to the thickness of interest.  
Currently, HfO2 and HfAlxOy alloy film have drawn considerable attention 
due to its high dielectric constant, acceptable band offset and good thermal stability 
[7.21]-[7.23]. Process and reliability studies on hafnium dioxide (HfO2) dielectrics 
have shown that highly reliable gate stack can be manufactured using HfO2 with TaN 
as gate electrode [7.24]-[7.26]. Although HfO2 have superior electrical characteristics, 
it suffers from relatively low crystallization temperature. In order to improve its 
crystallization temperature, Al and nitrogen are usually incorporated into the 
dielectrics film.  
In this chapter, the reliability of complementary MOSFETs with HfAlxOy gate 
dielectric and tantalum nitride (TaN) metal gate is studied. New findings on charge 
trapping characteristics, breakdown behavior, and statistical analysis are reported and 
analyzed using the carrier separation technique, which can provide direct evidence on 
the breakdown mechanism in high-K dielectrics stacks. The organization of this 
chapter is as follows: Section 7.2 describes the device fabrication. Section 7.3 
describes briefly the carrier separation measurement technique and its application in 
high-K gate dielectrics. Section 7.4 describe some theoretical aspect of polarity 
dependent charge trapping measurement using both current-voltage and capacitance-
voltage measurements. Section 7.5 shows the experimental results, which includes 
charge trapping and polarity dependent breakdown in high-K stack. Statistical 
breakdown data are also included for high-K stack lifetime studies. Section 7.6 
describes the proposed model based on the experimental evidences presented in the 
previous sections and finally, section 7.7 summarizes the main findings for high-K 
reliability using a novel analytical method based on carrier separation measurements.  
 




7.2 Device Fabrication 
The p- and n-MOSFETs used in this study were fabricated on n-type and p-
type (100) Si substrate (4~8 Ω⋅cm). After SC1 cleaning with diluted HF dip, surface 
nitridation of the silicon wafer at 700°C in an NH3 ambient was performed to form an 
oxynitride interfacial layer [7.27]. HfAlxOy (thereafter as HfAlO) gate dielectric with 
an equivalent oxide thickness (EOT) of 17~19.5 Å was then deposited using metal 
organic chemical vapor deposition (MOCVD) method in a multi-chamber cluster tool, 
followed by post-deposition annealing at 700oC for 1 minute in a N2 ambient. The 
HfAlO film was deposited at 450oC using liquid delivery system (LDS) to transport a 
cocktail source HfAl(MMP)2(OiPr)5 [7.28]. TaN gate electrode was then deposited 
using reactive sputtering with both argon and nitrogen flow. Rapid thermal annealing 
(RTA) for source/drain activation was performed at 900oC, followed by forming gas 
annealing at 420oC. The EOT was extracted by UC Berkeley C-V simulation program 
[7.29], taking into account quantum-mechanical effect.  
7.3 Carrier Separation and Leakage Path Mechanism 
The main difference between conventional silicon dioxide and high-K 
dielectrics in terms of leakage path is the existence of an interfacial layer (IL) and 
different valence and conduction band offset of the high-K stack. Fig. 7.1 shows the 
energy band diagram of the high-K stack of p-MOSFET under both inversion and 
accumulation conditions. From Fig. 7.1(a), for p-MOSFET, under negative Vg, 
electron from gate is injected through the high-K and interfacial SiO2 layer and 
collected at the n-substrate. Conversely, holes are injected from source side and are 
channeled to the gate through the SiO2 and part of the high-K stack. The main 
difference between the electron and hole leakage path is the difference in leakage path 
through the high-K layer. Due to the lower permittivity of the IL, significant voltage 
drop occurs across the IL. As a result, the hole current JS tunnels mainly through the 
IL layer but through a smaller portion of the high-K layer. In contrast, electron 
current, JW, tunnels through both IL and bulk high-K layer. In the inversion bias 
regime (negative gate bias), the hole current as reflected by Js, is dominant over the 
electron current Jw due to the usage of TaN as gate electrode which has a midgap  
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(b) (a)  
Fig. 7.1 Energy band diagram and tunneling current components for p-MOSFET with metal 
gate under (a) inversion (negative gate bias) and (b) accumulation (positive gate bias) 
conditions. The dominant components of gate currents under both polarities are the ones 
which tunnel through the IL: Js under – Vg and Jw under +Vg. 
workfunction of about 4.5-4.7 eV [7.32]. Hole dominance over electron using metal 
gate electrode for p-MOSFETs under negative gate bias is verified by simulation 
using modified WKB approximation for hole and electron quantum-mechanical direct 
tunneling and has been demonstrated previously by Hou et al [7.33]. The significance 
of this method lies in monitoring the difference in leakage path through the bulk high-
K layer. Under accumulation condition, Vg > 0 V (Refer to Fig. 7.1(b)), only electron 
injection from substrate occurs, due to lack of free holes from the metal gate. For p-
MOSFETs, under + Vg, Jw shows the electron current mainly through the IL layer 
while JS shows the electron injection through both the IL and bulk high-K layer.  
In the case of n-MOSFET, the scenario is more complicated under –Vg due to 
the accumulation of holes in the p-substrate which may recombine with the injected 
electrons from the gate. However, assuming unity recombination, this method should 
still be applicable for -Vg in n-MOSFETs. Due to charge recombination at the 
substrate under accumulation condition, n-MOSFETs data are included in the later 
part of this chapter for the positive gate bias analysis to eliminate any errors 
introduced due to charge recombination effects. 
 




As shown in Fig. 7.1, the dominant leakage current shows the leakage path 
through the interfacial layer and a smaller portion of the high-K layer. In contrast, the 
lower leakage current shows the leakage path through the IL and a larger portion of 
the high-K layer. By monitoring the changes in the dominant and subservient leakage 
current, the state of the high-K layer and IL can be deduced. Fig. 7.2 shows the carrier 
separation measurement for p-MOSFET under both positive and negative gate bias. 
As can be inferred from the carrier separation measurement, the tunneling component 
through the IL is much higher than that through the high-K and IL stack. The result is 
similar to that of M. Houssa et al. using a SiON/ZrO2 stack but without minority holes 
due to the usage of capacitor structures [7.34].  
 




























Fig. 7.2 Jg-Vg characteristics of  p-MOSFETs with HfAlO dielectrics. Source and n-well are 
grounded. The dominant components of gate currents under both polarities are the ones which 
tunnel through the IL: Js under – Vg and Jw under +Vg. 
 




7.4 Polarity Dependent Charge Trapping 
Charge trapping in high-K dielectric stack is studied using both current-
voltage (I-V) and capacitance-voltage (C-V) sensing techniques [7.6]. When a 
dielectric is subjected to a constant voltage stress, electron and hole trapping occurs 
which changes the charge distribution within the dielectric. The change in flatband 
voltage ∆VFB under a constant voltage stress due to trapped charges is governed by 
the following equation (7.1) which relates the change in flatband voltage to the charge 
























 where Q is the equivalent trapped charge density and charge centroid  x  is 
given by the normalized distance x/tox from the Si substrate interface. From Eq. (7.1), 
it can be observed that a smaller charge centroid (trapped charges nearer to Si 
substrate) will have a larger effect on the flatband voltage shift.  
 In contrast, for I-V characteristics, the effect of trapped charges nearer to the 
injection side has a larger effect than that of those closer to the anode. This can be 
inferred from the charge centroid relation to that of the voltage change under a 
ramped voltage stress. From Fischetti et al. [7.35] and Solomon et al. calculation, 
assuming a positive charge sheet N+ charges/cm2 located at a distance of x from the Si 



















 where εox is the dielectric permittivity and q is electronic charge, x  is the 
normalized distance x/tox from the SiO2-Si interface and Q is the total trapped charges.  
 




Using the combined ∆VCV and ∆VIV, the trapped charge centroid can be 










1  (7.3) 
 
Hence, by comparing the voltage change in C-V and I-V measurement, a rough 
estimate of the positive charge centroid can be deduced.  
7.5 Experimental Results  
7.5.1 Charge Trapping in High-K stacks 
 Charge trapping characteristics during constant voltage stressing (CVS) under 
both positive and negative bias polarities on p-channel (n-substrate) MOS capacitors 
are investigated. Under positive bias stressing, a strong negative charge trapping is 
observed, while under negative bias stressing, positive charge or hole trapping is 
observed for |Vg| > 3 V as shown in Fig. 7.3(a) and (b) respectively. This positive 
charge trapping characteristic is also confirmed by the flat-band voltage shift in C-V 
curve during negative bias stressing in Fig. 7.4(a). However, under positive bias 
stressing (negative charge trapping), the C-V curve shows negligible shift in VFB as 
shown in Fig. 7.4(b). It should be noted that the gate leakage current under a CVS is 
more sensitive to charge trapping near to the injection side, while the C-V 
measurement senses the trapped charges closer to the SiO2/Si interface as shown in 
Eqns. (7.1) and (7.2). The C-V curve shift behaviors imply that negative charge 
trapping occurs far from the substrate while positive charge trapping occurs nearer to 
the HfAlO/SiOxNy interfacial oxynitride layer (IL) hence having a larger effect on  
VFB shift. For p-channel MOSFETs under high negative gate bias, both electrons and 
holes are injected from the metal electrode and n-substrate respectively. In contrast, 
under positive gate bias stress, only electron injection occurs due to the lack of free 
holes in TaN electrode. The origin of the positive and negative charge trapping 
observed under gate and substrate injection respectively has not been fully verified.  
 





























































Fig. 7.3 Charge trapping characteristics (a) under positive Vg, and (b) negative Vg. Positive 
bias stress causes electron trapping, while negative bias stress results in hole trapping for |Vg| 
> -3 V. Sample area is 100 x 100 µm2.  
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Fig. 7.4 Inversion capacitance-voltage curves of p-MOSFETs before and after stress under 
(a) negative gate bias and (b) positive gate bias for a period of 1000 s and 2000 s. A flatband 
voltage shift to the left after negative bias stress shows positive charge trapping within the 
dielectric and IL.  
 




Using similar I-V and C-V sensing measurement technique, Xu et al. have proposed 
that the positive charge can be ascribed to holes generated by electron impact 
ionization at the anode which are subsequently trapped in near the SiO2/HfO2 
interface [7.7]. Another possibility raised is the generation of [Hf2=OH]+ or [Si2=OH]+ 
centers due to the trapping of H+ which are released upon electron impact at the 
anode. [7.7]. However, this possibility is highly unlikely based on the ESR 
measurements performed by Kang et al. which showed that HfO2/Si has very robust 
interface without any observed thermodynamic instability as in conventional SiO2/Si 
interface [7.8]. Using temperature-current measurement, Blomme et al. have further 
shown that the change in gate leakage current for ZrO2 under positive gate bias 
(substrate injection) can be directly attributed to charge trapping which modifies the 
tunneling barrier [7.9]. Similarly, Xu et al. have shown a weakly temperature 
dependent leakage current for negative gate bias and a strong temperature dependent 
leakage current for positive gate bias which they ascribe to Frenkel-Poole (F-P) 
hopping [7.11]. Although the exact mechanism for positive charge generation has not 
been verified, it is generally agreed that positive charge tends to be trapped near to the 
SiO2/Si interface while negative charges are trapped mainly in the bulk of the high-K 
dielectrics [7.6],[7.7],[7.19]. Our experimental results shown in Fig. 7.3 agree with 
the experimental results observed elsewhere for SiO2/Al2O3 stack with TiN metal 
electrode [7.19] and its polarity dependent charge centroid [7.6], and for SiON with 
TiN metal electrode [7.36]. Since the trapping characteristics for different dielectrics 
and for different gate electrode is similar, the charge trapping mechanism can be 
attributed to either a difference in the type of carriers injected or due to the difference 
in interfacial properties as proposed by [7.36] and may not be a property of the bulk 
material of the dielectric.  
 As observed from Fig. 7.3(a) and (b), the charge trapping phenomenon in 
HfAlO is observed to follow a logarithmic dependence with stressing time rather than 
an exponential dependence as in the case for SiO2. Different researchers have studied 
this phenomenon and differing views are proposed. Shanware et al. showed that by 
assuming a distributed time constant and traps location which increase exponentially 
with distance of the trap from the substrate, a log-time dependence can be obtained 
 




[7.13]. In contrast, Zafar et al. showed that simply using a stretched exponential based 
on a distributed time constant yield a stretched exponential modeling which fits well 
for the initial stage of stressing [7.14]. In any case, both modeling results in almost 
linear log-time dependence in the initial stage as observed here. In the case of the 
stretched exponential modeling, an eventual saturation in charge trapping is expected 
due to a fixed charge centroid assumption. In our experiment, it is observed that log-
time dependence is maintained till breakdown, which is similar to the conclusion of 
Shanware et al. [7.13].  
7.5.2 Polarity dependent breakdown characteristics in MOS capacitors 
 Figure 7.5(a) shows the evolution of gate leakage current during a typical 
constant voltage stress (CVS) condition on p-channel MOS capacitors with a gate bias 
Vg = -4.1 V. The corresponding current-voltage (I-V) curves are shown in Fig. 7.5(b). 
It can be observed that there are at least two distinct stages in the breakdown. In this 
case, post-breakdown (pBD) stages, pBD1 and pBD2, share similar I-V 
characteristics while post-breakdown stage, pBD3 shows entirely different 
characteristics. The multi-modal breakdown in high-K/IL stack dielectrics looks 
similar to quasi-breakdown (soft-breakdown) observed in pure SiO2. In contrast, the I-
V characteristic of pBD3 shows very high gate leakage, with a similar characteristic 
to complete (hard) breakdown observed in conventional SiO2. Besides the large 
increase in gate leakage current after pBD3, it can be observed that gate current 
fluctuation also increases after onset of pBD3 while pBD1 and pBD2 stages have  
relatively smaller gate current fluctuation. However, in the case of positive CVS, only 
one breakdown stage is observed as shown in Fig. 7.6. Fig. 7.6(a) shows the evolution 
of gate leakage current density under positive bias CVS. Breakdown is observed after 
approximately 1800 s of constant voltage stress. At the onset of the breakdown, it can 
be observed that gate leakage current also shows a large current fluctuation similar to 
that observed after pBD3 for the negative bias CVS (Refer to Fig. 7.5(a)). By 
comparing the I-V characteristics, it is easy to infer that the single breakdown stage 
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Fig. 7.5 (a) Evolution of gate leakage current in p-MOSC and (b) evolution of current-
voltage characteristics under negative constant voltage stress. It can be observed that there are 
at least 2 distinct stages of breakdown as shown by pBD1, pBD2 and pBD3. Area of sample 
used is 100 x 100 µm2. 
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Fig. 7.6 (a) Evolution of gate leakage current in p-MOSC and (b) evolution of current-
voltage characteristics under positive constant voltage stress. It can be observed that there are 
only 1 distinct stages of breakdown. Area of sample used is 100 x 100 µm2. 
 




observed under positive bias CVS is similar to that of pBD3 under negative bias CVS. 
However, it is not possible to distinguish the multi-modal breakdown observed under 
negative bias CVS simply based on I-V characteristics. Moreover, although the I-V 
characteristics after pBD3 resembles that of complete breakdown in SiO2, the 
excessive gate current fluctuation is more similar to that exhibited in oxides after 
quasi-breakdown. The results suggest that there are a large amount of 
trapping/detrapping of charges after onset of pBD3 for negative bias CVS and after 
breakdown for positive bias CVS.  
 
7.5.3 Negative CVS : p-MOSFET 
Figure 7.7 shows the relative changes of source (Js) and well (Jw) currents 
during negative bias CVS under inversion conditions. The plots of (a) and (b) in Fig. 
7.7 are from identical data but plotted in different scales for easy recognition of each 
component. The result shows that at the initial stage of breakdown under negative 
gate bias, well current Jw shows a higher percentage change in leakage current than 
source current Js. This implies that the high-K bulk has broken down first. However, 
subsequent stressing results in the higher percentage change in source current Js than 
Jw, indicating that the IL breakdown becomes the dominant factor at the later stage of 
breakdown. Fig. 7.8 shows the associated I-V characteristics of the p-channel 
MOSFET prior and after the breakdown phenomenon. It can be observed that at the 
onset of Bulk BD, Js which reflects the IL condition, increases marginally while Jw 
which reflects the tunneling current through the entire high-K stack increases 
significantly throughout the entire range of the measurement gate voltage. At the 
onset of IL BD however, both Js and Jw increase significantly since the bulk layer has 
broken down and both currents actually reflect the condition of the interfacial layer 
(IL). The results of both the I-V and carrier separation measurement during CVS for 
p-MOSFET are consistent and show conclusively that bulk BD occur first under a 
negative gate bias CVS. Therefore, from the results in Figs. 7.7 and 7.8, it is clear that 
the multi-modal breakdown phenomenon (pBD1 and pBD2) observed in Fig. 7.5 is 
related to the degradation in the high-K bulk, and not in the IL. It is thus only at the 
onset of pBD3 in Fig. 7.5 that both the IL and high-K bulk have broken down. 
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Fig. 7.7 (a) Relative changes of Js and Jw currents during negative CVS (Vg = -3.0 V) on p-
MOSFET. (b) Identical data with (a) but plotted in wider scale. The high-K bulk breakdown 
happens first at the initial stage of breakdown. 
 

































Fig. 7.8 Associated (J-V characteristics) carrier separation measurement of Fig. 6.8, 
showing both source and well current component before and after bulk BD and IL BD. It can 
be observed that at the first onset of Bulk BD (shown by shaded symbols), Jw increases 
significantly throughout the entire range of gate voltage while Js, which reflect the IL 
condition, increases only marginally. Subsequent occurrence of IL BD (shown by solid 
symbols), result in significant increase in both Js and Jw.  
It is interesting to note that at the onset of bulk high-K breakdown, bulk 
current shown by Jw in Fig. 7.8 exhibits step-like increases in current showing that 
breakdown in bulk high-K also show similar localization effect as SiO2 wearout and 
breakdown. Moreover, from Fig. 7.8, it can be observed that well current Jw, shows a 
hump at |Vg| < 0.7 V which can be correlated with the alignment to the n-Si substrate 
forbidden bandgap. At such low voltage, interface trap assisted tunneling (ITAT) is 
known to dominate. At onset of bulk BD, a large increase in Jw for |Vg| < 0.7 V is 
observed, showing that bulk BD results in enhanced interface trap assisted tunneling 
(ITAT). This can be explained by the field penetration of the dielectric due to bulk 
layer breakdown, resulting in the probing of the interfacial state at the anode. Under 
negative gate bias stress, it has shown that significant interfacial traps are formed at 
the interface of HfO2/Si [7.17],[7.19]. When the bulk layer is intact, ITAT is 
suppressed due to the physical thickness of the bulk layer. However when the bulk 
 




layer breaks down, the gate leakage current will exhibit an enhanced ITAT as it is 
tunneling mainly through a reduced thickness of dielectric which allows ITAT to 
exhibit itself. As a result, all of the observed phenomenon for gate injection dielectric 
breakdown can be successfully explained by the proposed mechanism of a bulk BD 
followed by IL BD as deduced from the carrier separation measurements results.  
Using similar analysis, it was observed from Fig. 7.9(a) that positive CVS 
results in degradation mainly at the IL layer but almost no degradation in the high-K 
bulk. This is deduced based on the fact that only Jw, which reflects the IL state, have 
increased while Js, which reflect the bulk layer condition under positive bias, did not 
change significantly. Fig. 7.9(b) shows the I-V characteristics after positive bias 
stress, but measured under both positive and negative gate voltage regime. The IL 
leakage currents shown by Js (for - Vg regime) and Jw (for + Vg regime) have 
increased by orders of magnitude, while the bulk leakage current shown by the lower 
magnitude Jw and Js respectively did not increase significantly due to the intact high-K 
bulk layer. This confirms again that the positive bias stress causes the degradation 
mainly in IL. Comparing Fig. 7.9 (b) and Fig. 7.6(b), we can see that the high leakage 
current in Fig. 7.9(b) is only due to the increase of Jw (under +Vg) which means only 
that the IL has breakdown, even though the I-V curve in Fig. 7.6(b) can easily be 
regarded as the breakdown of the entire dielectric stack.  
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Fig. 7.9 (a) Relative changes of Js and Jw currents during positive CVS (Vg = +3.2 V) on p-
MOSFET. Only interfacial layer breakdown observed after about 470s of stressing, shown by 
the larger increase in Jw. (b) Associated I-V characteristics after positive CVS but measured 
under both negative and positive gate voltage regime. The IL leakage currents have increased 
by orders of magnitude, while the bulk leakage current did not increase significantly due to 
the intact high-K bulk layer.  
 




7.5.4 Positive CVS : n-MOSFET 
In order to rule out the effect of electron-hole recombination under 
accumulation condition, carrier separation measurements are also carried out under 
inversion conditions on n-channel MOSFET. Figure 7.10(a) and (b) show the carrier 
separation measurement of n-channel MOSFET stressed under inversion condition at 
a gate voltage of Vg = 3.2 V. From Fig. 7.10(a), it can be observed that for an n-
channel MOSFETs under positive CVS, gate leakage current increases in steps after 
onset of breakdown, similar to that observed in p-channel MOSFETs and in 
breakdown of conventional SiO2 gate dielectrics. Separate monitoring of both Jw and 
Js current component shows that at onset of breakdown (after about 15 s of stressing at 
Vg = 3.2 V), source current Js is observed to increase proportionally faster than that of 
well current Jw. I-V characteristics for both Js and Jw shown in Fig. 7.10(b), show 
increases in leakage current for both components, indicative of interfacial layer 
breakdown. This is similar to the conclusion for positive gate stress on p-channel 
MOSFET, showing that the polarity breakdown of high-K stack is substrate 
independent. We investigated all the possible combinations of polarity dependence in 
both n- and p- MOSFETs, and the criteria for determining the dominant breakdown 
mechanism is summarized in Table 7.1. 
 
Table  7.1  A summary of criteria for determining the dominant breakdown mechanism 





+Vg ∆Jw > ∆Js ∆Js > ∆Jw
-Vg ∆Js > ∆Jw ∆Jw > ∆Js
+Vg ∆Jw ≤ ∆Js ∆Jw ≥ ∆Js
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Fig. 7.10 (a) Relative changes of Js and Jw currents during positive CVS (Vg = 3.2 V) on n-
channel MOSFET and (b) its associated J-V characteristics. The dominant electron current, Js, 
increase faster than that of the subservient well current, Jw, which reflect the valence electron 
current. At onset of breakdown after stressing for 15 s, interfacial layer breaks down, which 
translate to much higher leakage current for Js while the well leakage current Jw which tunnel 
through a thicker portion of the high-K layer is less affected. 
 




Based on the analysis as shown in Table 7.1, carrier separation measurement 
results for positive gate bias on n-channel MOSFET (inversion condition) and current 
component monitoring on p-channel MOSFET(accumulation condition) clearly show 
that IL has broken down first. In contrast, carrier separation measurement on p- 
channel MOSFET under negative gate bias (inversion condition) at onset of 
breakdown shows a bulk initiated breakdown. From the thorough study using carrier 
separation measurement technique for at least 10 samples each on both p-channel and 
n-channel MOSFETs under inversion conditions, it was observed that bulk high-K 
layers breakdown occur mainly under negative CVS while IL breakdown occurs 
mainly under positive CVS for both n- and p-MOSFETs. This is distinctly different 
from the conclusions for other high-K films as previously reported [7.19] but agree 
well with the recent results obtained using HfO2 [7.20].  
7.5.5 Statistical Breakdown Results 
Figure 7.11 shows the Weibull distributions for breakdown voltage (VBD) 
under ramped gate voltage sweep with a ramp rate of 1V/s for both p-channel and n-
channel MOS capacitors. It can be observed that the Weibull slope for negative gate 
voltage is much steeper than that for positive gate sweep for both n-channel and p-
channel MOSFET. Since breakdown is due to a critical level of defect based on 
percolation or interface-damage theory, the bulk layer which has a larger physical 
thickness will have a smaller spread in the breakdown distribution than that of the IL. 
The experimental results of steeper slope for VBD distribution under negative gate bias 
compared to positive gate bias agree with our initial postulation that bulk BD occurs 
under negative gate bias and IL BD occurs under positive gate bias. On the other 
hand, it is also observed that the mean VBD for negative gate bias is smaller than that 
of positive gate bias as shown in Fig. 7.11. Since IL is physically thinner than bulk, 
the breakdown voltage should theoretically be much smaller. However, the actual gate 
bias is applied to both the bulk layer and IL. Hence the voltage drop across interfacial 
layer, VIL is not equal to the gate bias but is given by the simple voltage division rule 
as shown in the next page.  
 
 



























    (7.5) 
Due to this voltage division, the actual voltage drop across IL is a fraction of 
the applied gate voltage. From [7.3], it has been shown that high-K breakdown field 
for HfO2 or HfAlO will be smaller of about 4 - 6 MV/cm compared to 12-15 MV/cm 
for SiO2 and SiON.  Based on a physical thickness of about 12 ~15 Å and 45 ~50 Å 
for IL and bulk HfAlO  layer respectively, the maximum breakdown gate voltage for 
the SiOxNy IL and bulk high-K layer works out to be 4.2 V ~ 5.3 V and 3.75 V ~ 4.6 
V respectively. The breakdown voltage values obtained experimentally, 5.5 V and 4.5 
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Fig. 7.11 Weibull distributions for VBD under ramped gate voltage sweep for p-channel MOS 
capacitors (shown by shaded symbols) and n-channel MOS capacitors (shown by open 
symbols) with source/drain implant. The Weibull slope for breakdown voltage VBD under –
Vg sweep is much steeper than that for +Vg sweep for both n-channel and p-channel MOS.  
 




V for IL and bulk layer respectively, corresponds quite closely to the upper limit of 
the calculated values.  
Similar spread is also observed in Charge-to-breakdown (QBD) distribution 
measured using constant voltage stress. QBD distributions for p-channel MOS 
capacitors as shown in Fig. 7.12, also show reasonably high β (Weibull slope) value 
under –Vg and low β value under +Vg. An interesting phenomenon found in Fig. 7.12 
is that the QBD distribution for negative bias CVS shows voltage dependence while the 
QBD distribution for positive bias does not. The negligible voltage dependence for 
positive CVS (at least at high gate voltage range used in this experiment), implies that 
IL breakdown is fluency-driven breakdown while bulk high-K breakdown which 
occurs predominantly under negative CVS shows considerable electric field-driven 
breakdown. This fluency-driven phenomenon for interface layer breakdown is also 
observed by other researchers [7.19] and has beneficial implication as device scales 
downward due to voltage scaling which will lead to reduced gate leakage/fluency and 
hence, lifetime enhancement for IL initiated breakdown. 
   Figure 7.13 shows the β values plotted against stress voltage and it can be seen 
that the β values have 2 distinct bands. Under negative bias CVS, the Weibull slope 
parameter ranges from 1.5 ~ 2.1 which is comparable to the values obtained by other 
researchers for the same thickness (50 ~ 60 Å) of high-K dielectrics [7.12], [7.37]. In 
the positive CVS regime, however, the β values are extremely low β < 1 probably due 
to the ultra-thin SiOxNy interfacial layer. The latter may be intrinsically defective in 
the process, due to its inherent thickness non-uniformity. At low charge fluency, it is 
observed that Weibull distribution for positive CVS deviates from the linear line 
fitting.  This is especially so for higher CVS and is ascribed to censoring effect arising 
from resolution of the measurement setup which may have problems in detecting the 
early breakdowns. In spite of the deviation, it can be observed that Weibull 
distribution for lower CVS (Vg = 4.0 V) can be fitted very well linearly with β = 0.72. 
The low Weibull slope under positive CVS is related to the IL quality.  Another 
possibility is a bi-modal degradation effect resulting from a combination of IL 
initiated breakdown and bulk layer breakdown. Without additional process 
optimization and conditions splits, it is difficult to determine the exact root cause of 
 




the low Weibull slope under positive gate bias stress for both n- and p-channel 
MOSFETs. Nevertheless, the results does not detract from the fact that it fits well 
with the earlier conclusion that IL breakdown is dominant under positive bias stress 
while bulk high-K breakdown is dominant under negative bias stress analyzed using 
the carrier separation measurement technique. 
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Fig. 7.12 Weibull distributions for charge-to-breakdown (QBD) (a) under negative constant 
voltage stresses and (b) under positive constant voltage stresses. It is observed that Weibull 
distribution for +Vg CVS deviates from the linear line at low QBD for higher gate bias 
stressing due to temporal resolution of measurement setup, especially for early failure devices 
with low time-to-breakdown. High β (Weibull slope) value under –Vg and low β value under 
+Vg are observed. Sample area is 100 x 100 µm2. 
 





























Fig. 7.13 Weibull distributions for charge-to-breakdown (QBD) on p-channel MOS capacitors 
under  (a) negative constant voltage stresses and (b) under positive constant voltage stresses. 
Reasonably high β (Weibull slope) value under –Vg CVS and low β value under +Vg CVS are 
observed. Sample area is 10-4 cm2. 
7.6 Proposed Charge Induced Breakdown Model 
 Based on all the observations, a breakdown model using charge trappings at 
different spatial locations in high-K/IL stack dielectric with a metal gate structure is 
proposed as shown in Fig. 7.14. Under negative bias CVS, electrons from cathode are 
injected into the high-K dielectrics while holes from n-Si substrate are injected into 
the high-K stack. Electron trapping within the bulk of the HfAlO stack and hole 
trapping near the IL occur (Fig. 7.14 (a)) as evidenced in charge trapping 
characteristics and C-V curve shifts in Fig. 7.4. The electron and hole trapping within 
the HfAlO stack causes distorted band bending and enhances the internal field of the 
bulk high-K material, leading to higher probability of bulk- initiated breakdown. 
Conversely, for positive gate bias CVS, electron injection from the n-Si substrate will 
result in the generation of both electron and hole traps in the dielectric. However, due 
to the lack of free holes in TaN, only electrons trapping will occur. Thus, the band 
distortion (in the bulk high-K) caused by the trapped electrons alone would be smaller  
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Fig. 7.14 A schematic drawing for a breakdown model using charge trappings at different 
spatial locations in high-K/IL stack dielectric with a metal gate structure. (a) For -Vg, electron 
trapping occurs mainly in the bulk while hole trapping occurs near to the IL. The columbic 
force of the trapped charges distorts the energy band diagram, leading to a preferential 
breakdown in the bulk. (b) For +Vg, only electron trapping occurs. The band distortion in the 
high-K bulk would be smaller, leading to higher possibilities of interfacial layer breakdown.  
 




than that caused by the both electrons and holes trapped nearby in the dielectric as 
shown in Fig. 7.14(a). As a result, the probability of IL- initiated breakdown will be 
higher if the electric field across the IL is higher. The proposed model which relies on 
electron and hole trappings within different spatial region in the HfAlO stack is able 
to successfully explain the polarity dependent Weibull distribution by the energy band 
distortion inducing preferential breakdown either in the interfacial layer or in the bulk 
dielectric region. 
7.7 Summary 
The charge trapping and the breakdown mechanism of HfAlO gate dielectric 
with TaN metal electrode are investigated. Using carrier separation measurement 
technique, it is possible to separately monitor the tunneling current components 
through either bulk high-K or interfacial oxynitride layer in an HfAlO/oxynitride 
stack and determine the breakdown mechanism. It is observed that under negative 
bias CVS, breakdown is initiated from bulk high-K film while positive bias stress 
tends to initiate interfacial layer breakdown. Statistical distribution of breakdown 
voltage VBD and charge-to-breakdown QBD shows two distinct breakdown 
mechanisms for both negative and positive CVS. QBD Weibull slope, β for negative 
bias CVS ranges from 1.5 to 2.1 for p-channel MOS capacitors while β for positive 
bias CVS is around 0.5 ~ 0.8 for both n-channel and p-channel MOS capacitors. The 
Weibull slopes obtained for negative CVS is comparable with the β values for the 
corresponding thickness of HfO2 [7.37] and Al2O3 [7.17] obtained by other 
researchers while that of positive CVS is very low, showing characteristics of an 
ultra-thin interfacial layer. The statistical results correlate with the carrier separation 
measurement results, re-affirming the dual layer breakdown mechanism. The 
proposed model using charge trappings at different spatial sites within the HfAlO 
stack could successfully explain the preferential breakdown either in the bulk high-K 
or interfacial layer. 
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Conclusion and Recommendations 
8.1 Conclusions 
Detailed investigations into the reliability of gate oxide and high-K dielectrics 
have been performed on a wide range of MOS capacitors and transistors. Due to 
frantic device scaling, gate oxide scaling has been very aggressive in the past few 
years. Correspondingly, the reliability of oxides in the relevant thickness regime 
ranging from 45 Å to 13 Å is an ongoing concern and is selected in this thesis for 
investigation. It was found that the underlying mechanisms of oxide degradation and 
breakdown change as oxide thickness is scaled downward.   
For thin oxide in the thickness regime of 30 Å to 45 Å, the characteristics of 
gate leakage current prior to quasi-breakdown (pre-QB) and post-QB are investigated. 
It is observed that hole trapping mechanism in thin oxide (45 Å) is strongly correlated 
to the QB leakage current. Using bipolar constant current stressing, it is further 
observed that QB can be characterized into two distinct stages – recoverable and 
unrecoverable QB. The two stages can be distinguished in terms of electrical 
recoverability and distinct differences in the Vg-t characteristics. During the 
recoverable QB stage, two different conduction phases are observed by their disparate 
carrier separation measurement results. In the first stage, the F-N tunneling electron 
current is dominant with a small portion of hole current. Subsequent electrical 
stressing results in the dominance of hole direct tunneling. Using thermal annealing 
and low stressing current, our studies have also shown that two components of QB 
leakage current exist: an initial gate leakage at QBthreshold and an additional stress-
induced component due to post-QB electrical stressing. In the recoverable QB stage, 
the hole current reduces significantly by a low temperature annealing. The electron 
current, on the other hand, reduces marginally till its QBthreshold level. This implies that 
the initial leakage component at QBthreshold is due to the electron conduction, while the 
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additional stress-induced component is due mainly to hole conduction. A unifying 
localized trap region (LTR) model, which is based on energy band distortion due to 
hole trapping phenomenon near the anode, is proposed. The proposed model is able to 
explain the current new and past experimental findings. As the conduction model of 
the unrecoverable QB stage resembles that of the percolation path model, it is 
believed that most of the controversy may have arisen due to the fact that observations 
may have been made at different stages of QB.  
As gate oxide is degraded electrically to the direct tunneling regime, it was 
observed that gate leakage in ultra-thin oxides (20 Å) is characterized by step-like 
increases rather than gradual increases which can be attributed to occurrences of 
multiple QB. Through direct-current current-voltage (DCIV) measurement, a very 
good correlation between gate leakage and interface trap irrespective of stressing 
polarity was observed. It was also observed that quasi-breakdown in thin oxide (20 Å) 
is distinctly different from that of thicker oxides (45 Å) as shown by the evolution of 
interface traps and oxide bulk traps at onset of QB. The results suggest that for QB in 
thin oxide (20 Å), a linked conduction path or percolation path is formed while in 
thicker oxide, damage is confined to either the anode or cathode without forming a 
linked path. Using a new criterion based on the gate leakage current increase, it has 
been observed that lifetime or operating voltage projection becomes significantly 
worse as device channel area is reduced. Using a simple multiple localized spots 
model, it is demonstrated that the increased gate leakage current in ultra-thin silicon 
dioxide can be explained by multiple degraded local spots which are described by 
Weibull’s statistics. It is also estimated that the operating voltage with projected 10-
year lifetime, V10Y is about 2.03 V for a 100 µm2 gate area and 1.9 V for a 10 µm2 
channel area.     
Due to high gate leakage, conventional SiO2 will have to be replaced by high-
K dielectrics for the 65 nm technology node. Various reliability aspects of high-K 
dielectrics are investigated. It was found that the charge trapping and the breakdown 
mechanism of HfAlO gate dielectric with TaN metal electrode are polarity dependent. 
Using the carrier separation measurement technique, which is typically used for 
electron and hole analysis, it is found that the leakage path through both the bulk and 
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interfacial layer (IL) of the high-K stack can be monitored. This is due to the higher 
voltage drop across the IL which results in very disparate conduction path for both 
electrons and holes (or valence electrons for positive gate bias) under negative gate 
bias. Using carrier separation in this novel method, it is shown that the breakdown 
mechanism at either bulk high-K or interfacial oxynitride layer in an 
HfAlO/oxynitride stack can be accurately determined. It is further observed that under 
negative bias CVS, breakdown is initiated from the bulk high-K film, while positive 
bias stress tends to initiate interfacial layer breakdown. Statistical distribution of 
breakdown voltage VBD and charge-to-breakdown QBD shows two distinct breakdown 
mechanisms for both negative and positive CVS. QBD Weibull slope, β for negative 
bias CVS ranges from 1.5 to 2.1 while β for positive bias CVS is around 0.5 ~ 0.8. 
The Weibull slopes for the different gate polarity are similar to those obtained by 
other researchers and correlate with the carrier separation results. A charge induced 
breakdown model is proposed and this is correlated to both the charge trapping results 
and breakdown analysis obtained using the carrier separation method. In this model, it 
is proposed that hole and electron trapping at different spatial location under negative 
gate bias resulting in higher electric field in the bulk, thus leading to preferential 
breakdown in the bulk layer. Conversely, only electron trapping occurs under 
substrate injection (positive gate bias) and due to the inherently high electric field in 
the IL, breakdown tends to occur at the IL. The breakdown at different layers of high-
K stacks show that high-K reliability is not entirely similar to SiO2 due to its material 
difference and the intrinsic existence of an interfacial layer.  
8.2 Recommendations for Future Work 
In the course of this study on oxide and high-K dielectric reliability, some 
possibilities were identified for possible future researches and investigations.  
In Chapter 4, section 4.3, short bipolar pulses were applied to oxide till quasi-
breakdown. The frequency of the pulses applied is relatively small ~ 0.04 Hz. At this 
low frequency, electrical recovery is observed at onset of QB while subsequent 
stressing till unrecoverable QB results in a very stable and degraded I-V 
characteristics. It will be interesting to perform similar bipolar stressing, but using 
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higher frequency. A frequency dependency study would allows us to selectively probe 
and de-trap the charges within certain tunneling distance of the degraded oxide, thus 
giving us a better understanding of the spatial distribution of the traps in the oxide at 
onset of QB.  
In addition, while this thesis has covered most aspects of quasi-breakdown 
mechanism studies using carrier separation, thermal and bias annealing and carrier 
modeling after QB, there is still a certain degree of uncertainty due to the complex 
nature of the breakdown phenomenon. Most researchers have covered the electrical 
characterization of QB and investigation of its mechanism using an electrical 
approach. Recently, Pey et al. have managed to study the mechanism of complete 
breakdown using transmission electron microscopy (TEM) [8.1]. Using such physical 
analysis, very convincing evidence regarding breakdown mechanism can be obtained. 
While there are attempts to duplicate this for QB, it is unfortunately not successful 
due to the highly difficult task of proper sample preparation. It is proposed that for 
future work, TEM on post-QB should be further attempted, to establish clear and 
convincing evidence for verification and confirmation of QB mechanism. 
For high-K reliability study in Chapter 7, a novel method to determine IL and 
bulk breakdown is proposed and verified experimentally. It is observed that our 
results are not consistent with some of other researchers’ result due mainly to 
difference in the type of dielectrics (Al2O3 and ZrO2), pre-gate treatment and the 
physical thickness of the bulk and interface layer. For surface preparation and post-
deposition treatment, Yang et al. have shown that surface nitridation (SN) with NH3 
prior to high-K deposition lead to lower EOT, higher leakage current and significantly 
improved reliability [8.2]. In their CVS stress test, the surface nitrided split shows 
immunity against quasi-breakdown and hard breakdown (HBD), which they attributed 
to improved interface quality. The addition of surface nitridation prior to dielectric 
deposition also results in a thinner interfacial HfSixOy due to the lower diffusion rate 
of Si through SiNx which restricts the amount of Si that could diffuse into the Hf 
overlayer [8.3]. As a result, both bottom and top nitridation results in significantly 
different material composition which is also the topic of study here. It will be most 
meaningful if a comprehensive study could be undertaken to study the reliability of 
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high stacks as its physical thickness scales downward and for various thickness and 
types of bulk dielectric and interfacial layers. 
In recent years, dynamic stressing has become of significant interest due to its 
close similarity with actual device operation. In normal operation of a p-MOSFET 
within the framework of a CMOS inverter, the applied gate bias (input signal) is 
switching between “high” and “low” voltages, while the drain bias (output signal) is 
exactly out of phase and is alternating between “low” and “high” voltages. Chen et al. 
have performed very detailed studies in the dynamic bias temperature instability 
(DBTI) of ultra-thin oxides and have found recovery of oxide degradation during the 
reverse or off pulse [8.4]. Using a pulsed bias stress, it was found that conventional 
NBTI investigations that were based on static experimental data, have overestimated 
the degradation of the p-MOSFETs by overlooking the electric passivation (EP) effect 
during normal operations of the circuits. Similar lifetime improvement using unipolar 
stressing was also observed in HfO2 [8.5], although the exact mechanism is still 
unclear. It would be interesting if similar dynamic, bipolar stressing and positive bias 
temperature instability (PBTI) technique could be applied to high-K to check if 
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